Divakara et al., 2017 - Google Patents
High speed modular systolic array-based DTCWT with parallel processing architecture for 2D image transformation on FPGADivakara et al., 2017
- Document ID
- 837435811985342409
- Author
- Divakara S
- Patilkulkarni S
- Raj C
- Publication year
- Publication venue
- International Journal of Wavelets, Multiresolution and Information Processing
External Links
Snippet
In this paper, systolic array-based novel architecture for dual-tree complex wavelet transform (DTCWT) computation is designed and implemented on FPGA. The wavelet filter coefficients of DTCWT are quantized and rounded to nearest integer and the loss in rounding and …
- 230000001131 transforming 0 title description 8
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
- G06F17/147—Discrete orthonormal transforms, e.g. discrete cosine transform, discrete sine transform, and variations therefrom, e.g. modified discrete cosine transform, integer transforms approximating the discrete cosine transform
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
- G06F17/141—Discrete Fourier transforms
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/16—Matrix or vector computation, e.g. matrix-matrix or matrix-vector multiplication, matrix factorization
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/60—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding
- H04N19/63—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding using sub-band based transform, e.g. wavelets
- H04N19/635—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding using sub-band based transform, e.g. wavelets characterised by filter definition or implementation details
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T3/00—Geometric image transformation in the plane of the image, e.g. from bit-mapped to bit-mapped creating a different image
- G06T3/40—Scaling the whole image or part thereof
- G06T3/4084—Transform-based scaling, e.g. FFT domain scaling
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T9/00—Image coding, e.g. from bit-mapped to non bit-mapped
- G06T9/007—Transform coding, e.g. discrete cosine transform
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/10—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding
- H04N19/102—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the element, parameter or selection affected or controlled by the adaptive coding
- H04N19/12—Selection from among a plurality of transforms or standards, e.g. selection between discrete cosine transform [DCT] and sub-band transform or selection between H.263 and H.264
- H04N19/122—Selection of transform size, e.g. 8x8 or 2x4x8 DCT; Selection of sub-band transforms of varying structure or type
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T5/00—Image enhancement or restoration, e.g. from bit-mapped to bit-mapped creating a similar image
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Liang et al. | Fast multiplierless approximations of the DCT with the lifting scheme | |
| Huang et al. | Analysis and VLSI architecture for 1-D and 2-D discrete wavelet transform | |
| Dillen et al. | Combined line-based architecture for the 5-3 and 9-7 wavelet transform of JPEG2000 | |
| RU2377653C2 (en) | Reversible overlap operator for efficient lossless data compression | |
| Bayer et al. | A digital hardware fast algorithm and FPGA-based prototype for a novel 16-point approximate DCT for image compression applications | |
| Wang et al. | Lossy-to-lossless hyperspectral image compression based on multiplierless reversible integer TDLT/KLT | |
| Al Muhit et al. | VLSI implementation of discrete wavelet transform (DWT) for image compression | |
| CN103745443B (en) | The method and apparatus for improving picture quality | |
| US7634148B2 (en) | Image signal transforming and inverse-transforming method and computer program product with pre-encoding filtering features | |
| Divakara et al. | High speed modular systolic array-based DTCWT with parallel processing architecture for 2D image transformation on FPGA | |
| Coutinho et al. | Low-complexity pruned 8-point DCT approximations for image encoding | |
| Yang et al. | A block-based architecture for lifting scheme discrete wavelet transform | |
| Hasan et al. | Multilevel decomposition Discrete Wavelet Transform for hardware image compression architectures applications | |
| Bishop et al. | Reconfigurable implementation of wavelet integer lifting transforms for image compression | |
| Nagabushanam et al. | FPGA implementation of 1D and 2D DWT architecture using modified lifting scheme | |
| Divakara et al. | High speed area optimized hybrid da architecture for 2d-dtcwt | |
| Brahimi et al. | An efficient fast integer DCT transform for images compression with 16 additions only | |
| Mohanty et al. | Critical-path optimization for efficient hardware realization of lifting and flipping DWTs | |
| Paim et al. | Pruning and approximation of coefficients for power-efficient 2-D Discrete Tchebichef Transform | |
| Paim et al. | Exploring approximations in 4-and 8-point DTT hardware architectures for low-power image compression | |
| Bhosale et al. | 2D DWT lifting image compression scheme for error tolerant applications | |
| Teresa et al. | Low Power Optimization of Finite Impulse Response Filter Feature Extraction by Using Thyroid Cancer Region Identification in Medical Images | |
| Gupta et al. | An efficient modified lifting based 2-D discrete wavelet transform architecture | |
| Bracamonte et al. | A multiplierless implementation scheme for the JPEG image coding algorithm | |
| Devi et al. | A study on VLSI architectures of lifting based discrete wavelet transform |