Gupta et al., 2012 - Google Patents
An efficient modified lifting based 2-D discrete wavelet transform architectureGupta et al., 2012
- Document ID
- 7292415503376971632
- Author
- Gupta V
- Raj K
- Publication year
- Publication venue
- 2012 1st international conference on Recent Advances in Information Technology (RAIT)
External Links
Snippet
In this paper, we present an efficient and modified lifting based architecture for 2-D lifting- based DWT in JPEG2000 applications. The Proposed 2-D DWT architecture is composed of one 1-D DWT cores and transposing register array. The proposed 1-D DWT core consumes …
- 238000004088 simulation 0 abstract description 7
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
- G06F17/147—Discrete orthonormal transforms, e.g. discrete cosine transform, discrete sine transform, and variations therefrom, e.g. modified discrete cosine transform, integer transforms approximating the discrete cosine transform
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
- G06F17/141—Discrete Fourier transforms
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
- G06F17/148—Wavelet transforms
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/16—Matrix or vector computation, e.g. matrix-matrix or matrix-vector multiplication, matrix factorization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T3/00—Geometric image transformation in the plane of the image, e.g. from bit-mapped to bit-mapped creating a different image
- G06T3/40—Scaling the whole image or part thereof
- G06T3/4084—Transform-based scaling, e.g. FFT domain scaling
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/60—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding
- H04N19/61—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding in combination with predictive coding
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/42—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation
- H04N19/43—Hardware specially adapted for motion estimation or compensation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/10—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding
- H04N19/102—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the element, parameter or selection affected or controlled by the adaptive coding
- H04N19/12—Selection from among a plurality of transforms or standards, e.g. selection between discrete cosine transform [DCT] and sub-band transform or selection between H.263 and H.264
- H04N19/122—Selection of transform size, e.g. 8x8 or 2x4x8 DCT; Selection of sub-band transforms of varying structure or type
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/60—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding
- H04N19/63—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding using sub-band based transform, e.g. wavelets
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
- G06F7/5443—Sum of products
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T9/00—Image coding, e.g. from bit-mapped to non bit-mapped
- G06T9/007—Transform coding, e.g. discrete cosine transform
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Lai et al. | A high-performance and memory-efficient VLSI architecture with parallel scanning method for 2-D lifting-based discrete wavelet transform | |
| US7127482B2 (en) | Performance optimized approach for efficient downsampling operations | |
| Hsia et al. | Memory-efficient hardware architecture of 2-D dual-mode lifting-based discrete wavelet transform | |
| Hsia et al. | Improved low-complexity algorithm for 2-D integer lifting-based discrete wavelet transform using symmetric mask-based scheme | |
| Masera et al. | An area-efficient variable-size fixed-point DCT architecture for HEVC encoding | |
| Hwangbo et al. | A multitransform architecture for H. 264/AVC high-profile coders | |
| Mukherjee et al. | Hardware efficient architecture for 2D DCT and IDCT using Taylor-series expansion of trigonometric functions | |
| Gupta et al. | An efficient modified lifting based 2-D discrete wavelet transform architecture | |
| Zhang et al. | Memory-efficient high-speed VLSI implementation of multi-level discrete wavelet transform | |
| US7263544B2 (en) | Performance optimized approach for efficient numerical computations | |
| Petrovsky et al. | Design and implementation of reversible integer quaternionic paraunitary filter banks on adder-based distributed arithmetic | |
| Chao et al. | An efficient VLSI architecture for lifting-based discrete wavelet transform | |
| Brahimi et al. | An efficient fast integer DCT transform for images compression with 16 additions only | |
| Lee et al. | Inverse discrete cosine transform architecture exploiting sparseness and symmetry properties | |
| Yun et al. | Adaptive directional lifting wavelet transform VLSI architecture | |
| Hsieh et al. | Implementation of an Efficient DWT Using a FPGA on a Real-time Platform | |
| Patil et al. | Low Power High Speed VLSI Architecture for 1-D Discrete Wavelet Transform | |
| Varshney et al. | Energy efficient novel architectures for the lifting-based discrete wavelet transform | |
| Chandraraju et al. | Image encoder architecture design using dual scan based DWT with vector quantization | |
| Jung et al. | VLSI implementation of lifting wavelet transform of JPEG2000 with efficient RPA (Recursive Pyramid Algorithm) realization | |
| Wang et al. | Efficient architecture for 2-dimensional discrete wavelet transform with novel lifting algorithm | |
| Guo et al. | An efficient IDCT processor design for HDTV applications | |
| Dixit et al. | VLSI design of fast DCTQ-IQIDCT processor for real time image compression | |
| Darji et al. | High speed VLSI architecture for 2-D lifting Discrete Wavelet Transform | |
| Gopalakrishnan | Implementation of one level 2D DWT using multiplier less modified flipping architecture |