Galaviz-Aguilar et al., 2024 - Google Patents

Reliable methodology to FPGA design verification and noise analysis for digital lock-in amplifiers

Galaviz-Aguilar et al., 2024

Document ID
4291917532265239202
Author
Galaviz-Aguilar J
Vargas-Rosales C
Falcone F
Publication year
Publication venue
IEEE Embedded Systems Letters

External Links

Snippet

The lock-in amplifier (LIA) instruments are designed to provide signal conditioning for precision measurement systems to extract signals from extremely noisy environments. The digital LIAs design often requires a verification process to ensure hardware performance …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
    • H03M1/08—Continuously compensating for, or preventing, undesired influence of physical parameters of noise
    • H03M1/0836—Continuously compensating for, or preventing, undesired influence of physical parameters of noise of phase error, e.g. jitter
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/02—Digital function generators
    • G06F1/022—Waveform generators, i.e. devices for generating periodical functions of time, e.g. direct digital synthesizers
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H03M1/124—Sampling or signal conditioning arrangements specially adapted for A/D converters
    • H03M1/1245—Details of sampling arrangements or methods
    • H03M1/1265—Non-uniform sampling
    • H03M1/128—Non-uniform sampling at random intervals, e.g. digital alias free signal processing [DASP]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/02—Digital function generators
    • G06F1/03—Digital function generators working, at least partly, by table look-up
    • G06F1/0321—Waveform generators, i.e. devices for generating periodical functions of time, e.g. direct digital synthesizers
    • G06F1/0328—Waveform generators, i.e. devices for generating periodical functions of time, e.g. direct digital synthesizers in which the phase increment is adjustable, e.g. by using an adder-accumulator
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/4806—Computations with complex numbers
    • G06F7/4818—Computations with complex numbers using coordinate rotation digital computer [CORDIC]

Similar Documents

Publication Publication Date Title
Won et al. Time-to-digital converter using a tuned-delay line evaluated in 28-, 40-, and 45-nm FPGAs
Kim et al. A 300-MS/s, 1.76-ps-resolution, 10-b asynchronous pipelined time-to-digital converter with on-chip digital background calibration in 0.13-µm CMOS
JP5165712B2 (en) High performance signal generation
Galaviz-Aguilar et al. Reliable methodology to FPGA design verification and noise analysis for digital lock-in amplifiers
Kumm et al. An FPGA-based linear all-digital phase-locked loop
Mitra et al. An FPGA-based phase measurement system
Sharma et al. Design and implementation of a re-configurable versatile direct digital synthesis-based pulse generator
Chen et al. High-precision PLL delay matrix with overclocking and double data rate for accurate FPGA time-to-digital converters
Cifuentes et al. Implementation of a field programmable gate array-based lock-in amplifier
Kim et al. Modeling random clock jitter effect of high-speed current-steering NRZ and RZ DAC
US9331681B2 (en) System and method for gaussian random noise generation
Zhu et al. A modulo sampling hardware prototype and reconstruction algorithms evaluation
US7933942B2 (en) Low cost, high purity sign wave generator
Tebelmann et al. On-chip side-channel analysis of the loop PUF
Wang et al. High-accuracy amplitude and phase measurements for low-level RF systems
Tang et al. A suppressing method for spur caused by amplitude quantization in DDS
Dong et al. A high resolution multi-phase clock Time-Digital Convertor implemented on Kintex-7 FPGA
Simrock et al. Considerations for the choice of the intermediate frequency and sampling rate for digital RF control
Wu et al. A high-resolution single-photon arrival-time measurement with self-antithetic variance reduction in quantum applications: Theoretical analysis and performance estimation
US20120194266A1 (en) Reduction of the Sensitivity to the Jitter Demodulation of the Sampling Clock Signal
Feng et al. Influence mechanism of truncation on low-frequency phase measurement
Napoli et al. A complete system to generate electrical noise with arbitrary power spectral density
Miljković et al. Generation and application of pseudorandom binary sequences using virtual instrumentation
Jahangir et al. Design and Implementation of FPGA based DDS-ADPLL for Resonant Frequency Tracking in Sensors
Arjun et al. Advanced Design of Numerical Control Oscillators with Enhanced CORDIC Pipelining