Chen et al., 2020 - Google Patents

High-precision PLL delay matrix with overclocking and double data rate for accurate FPGA time-to-digital converters

Chen et al., 2020

View PDF
Document ID
1164725908539441583
Author
Chen P
Lan J
Wang R
Qui N
Marquez J
Kajihara S
Miyake Y
Publication year
Publication venue
IEEE Transactions on Very Large Scale Integration (VLSI) Systems

External Links

Snippet

An extremely high-resolution, 2-D Vernier field-programmable gate array (FPGA) time-to- digital converter (TDC) with phase wrapping and averaging has been proposed recently to get an extremely fine resolution of 2.5 ps. However, the cell delays in a delay matrix are not …
Continue reading at www.academia.edu (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/131—Digitally controlled
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
    • H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
    • H03K2005/00019—Variable delay
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H03M1/124—Sampling or signal conditioning arrangements specially adapted for A/D converters
    • H03M1/1245—Details of sampling arrangements or methods
    • H03M1/1265—Non-uniform sampling
    • H03M1/128—Non-uniform sampling at random intervals, e.g. digital alias free signal processing [DASP]
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
    • H03B19/00—Generation of oscillations by non-regenerative frequency multiplication or division of a signal from a separate source

Similar Documents

Publication Publication Date Title
Chen et al. High-precision PLL delay matrix with overclocking and double data rate for accurate FPGA time-to-digital converters
Machado et al. Recent developments and challenges in FPGA-based time-to-digital converters
Samarah et al. A digital phase-locked loop with calibrated coarse and stochastic fine TDC
Chen et al. A 2.5-ps bin size and 6.7-ps resolution FPGA time-to-digital converter based on delay wrapping and averaging
Kim et al. An 11 b 7 ps resolution two-step time-to-digital converter with 3-D Vernier space
Szplet et al. A 2.9 ps equivalent resolution interpolating time counter based on multiple independent coding lines
Zhao et al. The design of a 16-channel 15 ps TDC implemented in a 65 nm FPGA
Cui et al. A high-linearity Vernier time-to-digital converter on FPGAs with improved resolution using bidirectional-operating Vernier delay lines
Mattada et al. Time‐to‐digital converters—A comprehensive review
Cui et al. A high-linearity, ring-oscillator-based, Vernier time-to-digital converter utilizing carry chains in FPGAs
Szplet et al. An eight-channel 4.5-ps precision timestamps-based time interval counter in FPGA chip
Zhang et al. An 8.5-ps two-stage Vernier delay-line loop shrinking time-to-digital converter in 130-nm flash FPGA
Chen et al. A low-cost low-power CMOS time-to-digital converter based on pulse stretching
Keränen et al. A wide range, 4.2 ps (rms) precision CMOS TDC with cyclic interpolators based on switched-frequency ring oscillators
Chen et al. FPGA vernier digital-to-time converter with 1.58 ps resolution and 59.3 minutes operation range
Szplet et al. High-precision time digitizer based on multiedge coding in independent coding lines
Kwiatkowski Employing FPGA DSP blocks for time-to-digital conversion
Szplet Time-to-digital converters
Sharma et al. Design and implementation of a re-configurable versatile direct digital synthesis-based pulse generator
Chung et al. A wide-range low-cost all-digital duty-cycle corrector
Chaberski et al. Comparison of interpolators used for time-interval measurement systems based on multiple-tapped delay line
Liu et al. A novel 550-fs time-resolution 7.5-bit stochastic time-to-digital converter based on two arbiter groups
Kwiatkowski et al. Digital-to-time converter with pulse train generation capability
Rashidzadeh et al. A delay generation technique for narrow time interval measurement
Abbas et al. A 23ps resolution Time-to-Digital converter implemented on low-cost FPGA platform