Lu et al., 2012 - Google Patents

A 3.6 mW, 90 nm CMOS gated-Vernier time-to-digital converter with an equivalent resolution of 3.2 ps

Lu et al., 2012

View PDF
Document ID
3780242934960477564
Author
Lu P
Liscidini A
Andreani P
Publication year
Publication venue
IEEE journal of solid-state circuits

External Links

Snippet

Two gated ring oscillators (GROs) act as the delay lines in an improved Vernier time-to- digital converter (TDC), where the already small quantization noise of the standard Vernier TDC is further first-order shaped by the GRO operation. The TDC has been implemented in …
Continue reading at www.academia.edu (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/093—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H03M1/124—Sampling or signal conditioning arrangements specially adapted for A/D converters
    • H03M1/1245—Details of sampling arrangements or methods

Similar Documents

Publication Publication Date Title
Lu et al. A 3.6 mW, 90 nm CMOS gated-Vernier time-to-digital converter with an equivalent resolution of 3.2 ps
Straayer et al. A multi-path gated ring oscillator TDC with first-order noise shaping
Lu et al. A 2.2-ps two-dimensional gated-Vernier time-to-digital converter with digital calibration
Samarah et al. A digital phase-locked loop with calibrated coarse and stochastic fine TDC
Olsson et al. A digitally controlled PLL for SoC applications
Gong et al. A low-jitter and low-spur charge-sampling PLL
Hong et al. A 0.004 mm 2 250μW ΔΣ TDC with time-difference accumulator and a 0.012 mm 2 2.5 mW bang-bang digital PLL using PRNG for low-power SoC applications
Kim et al. A 2.4-GHz 1.5-mW digital multiplying delay-locked loop using pulsewidth comparator and double injection technique
Chen et al. A low-cost low-power CMOS time-to-digital converter based on pulse stretching
Park et al. A cyclic Vernier TDC for ADPLLs synthesized from a standard cell library
Truesdell et al. A 0.5-V 560-kHz 18.8-fJ/cycle on-chip oscillator with 96.1-ppm/° C steady-state stability using a duty-cycled digital frequency-locked loop
JP2009516414A (en) Integrating analog-to-digital converter
Gao et al. A 2.6-to-4.1 GHz fractional-N digital PLL based on a time-mode arithmetic unit achieving-249.4 dB FoM and-59dBc fractional spurs
Liu et al. A PVT tolerant 10 to 500 MHz all-digital phase-locked loop with coupled TDC and DCO
Liu et al. A 5-GHz low-power low-noise integer-N digital subsampling PLL with SAR ADC PD
Liu et al. A low-power and highly linear 14-bit parallel sampling TDC with power gating and DEM in 65-nm CMOS
Chung et al. A fast phase tracking ADPLL for video pixel clock generation in 65 nm CMOS technology
Järvinen et al. A 100–750 MS/s 11-bit time-to-digital converter with cyclic-coupled ring oscillator
Staszewski et al. Time-to-digital converter for RF frequency synthesis in 90 nm CMOS
Feng et al. 14.7 A 0.45 V 0.72 mW 2.4 GHz bias-current-free fractional-N hybrid PLL using a voltage-mode phase interpolator in 28nm CMOS
Xing et al. A 14.6 ps resolution, 50 ns input-range cyclic time-to-digital converter using fractional difference conversion method
Nisa'Minhad et al. Investigating phase detectors: Advances in mature and emerging phase-frequency and time-to-digital detectors in phase-locked looped systems
Krishnapura A flexible 18-channel multi-hit time-to-digital converter for trigger-based data acquisition systems
Jiang et al. A multi-path gated ring oscillator based time-to-digital converter in 65 nm CMOS technology
Kim et al. A low-cost and low-power time-to-digital converter using triple-slope time stretching