Kim et al., 2011 - Google Patents
A low-cost and low-power time-to-digital converter using triple-slope time stretchingKim et al., 2011
View PDF- Document ID
- 18208722961011119732
- Author
- Kim M
- Lee H
- Woo J
- Xing N
- Kim M
- Kim S
- Publication year
- Publication venue
- IEEE Transactions on Circuits and Systems II: Express Briefs
External Links
Snippet
In this brief, we present a time-to-digital converter (TDC) in which a single interpolator is used to improve the resolution by time stretching. The interpolator is based on a triple-slope conversion. Without slowing down the measured event, this approach extensively reduces …
- 238000005259 measurement 0 abstract description 13
Classifications
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/14—Conversion in steps with each step involving the same or a different conversion means and delivering more than one bit
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/50—Analogue/digital converters with intermediate conversion to time interval
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/124—Sampling or signal conditioning arrangements specially adapted for A/D converters
- H03M1/1245—Details of sampling arrangements or methods
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
- H03K5/22—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
- H03K5/156—Arrangements in which a continuous pulse train is transformed into a train having a desired pattern
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M1/08—Continuously compensating for, or preventing, undesired influence of physical parameters of noise
- H03M1/0836—Continuously compensating for, or preventing, undesired influence of physical parameters of noise of phase error, e.g. jitter
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Lu et al. | A 3.6 mW, 90 nm CMOS gated-Vernier time-to-digital converter with an equivalent resolution of 3.2 ps | |
| Roberts et al. | A brief introduction to time-to-digital and digital-to-time converters | |
| Chen et al. | A low-cost low-power CMOS time-to-digital converter based on pulse stretching | |
| Zhang et al. | A high linearity TDC with a united-reference fractional counter for LiDAR | |
| Keränen et al. | A wide range, 4.2 ps (rms) precision CMOS TDC with cyclic interpolators based on switched-frequency ring oscillators | |
| Jansson et al. | Enhancing nutt-based time-to-digital converter performance with internal systematic averaging | |
| Keranen et al. | Wide-range time-to-digital converter with 1-ps single-shot precision | |
| Kim et al. | A low-cost and low-power time-to-digital converter using triple-slope time stretching | |
| Kim et al. | A Second-Order $\Delta\Sigma $ Time-to-Digital Converter Using Highly Digital Time-Domain Arithmetic Circuits | |
| El-Hadbi et al. | Time-to-digital converters: A literature review and new perspectives | |
| Nguyen et al. | A 4.7-ps resolution recirculating cyclic Vernier TDC using DWA-based mismatch correction and a register-based time amplifier | |
| Nguyen et al. | Three-step cyclic Vernier TDC using a pulse-shrinking inverter-assisted residue quantizer for low-complexity resolution enhancement | |
| Perktold et al. | A fine time-resolution (≪ 3 ps-rms) time-to-digital converter for highly integrated designs | |
| Liu et al. | A low-power and highly linear 14-bit parallel sampling TDC with power gating and DEM in 65-nm CMOS | |
| Yuan | CMOS time‐to‐digital converters for mixed‐mode signal processing | |
| Zhang et al. | Digital-to-time converter with 3.93 ps resolution implemented on FPGA chips | |
| Liu et al. | Multi-stage pulse shrinking time-to-digital converter for time interval measurements | |
| Wang et al. | A Multi-Event, 7.9-ps Resolution Time Amplification-Based TDC With an Ultra-Low Static Phase Error DLL Using Interpolator Recycling Technique for dToF Applications | |
| Lai et al. | A 12-bit, 27.8-ps resolution, Anti-PVT variation multi-parallel sampling based coarse-fine TDC for LiDAR sensors | |
| Kim et al. | High-resolution and wide-dynamic range time-to-digital converter with a multi-phase cyclic Vernier delay line | |
| Yang et al. | A high-accuracy single-photon time-interval measurement in mega-Hz detection rates with collaborative variance reduction: Theoretical analysis and realization methodology | |
| Ryu et al. | All-digital process-variation-calibrated timing generator for ATE with 1.95-ps resolution and a maximum 1.2-GHz test rate | |
| Caram et al. | Harmonic ring oscillator time-to-digital converter | |
| Chen et al. | Novel pulse-based analog divider with digital output | |
| Vornicu et al. | Wide range 8ps incremental resolution time interval generator based on FPGA technology |