Han et al., 2019 - Google Patents

Non-floating and low-power adiabatic logic circuit

Han et al., 2019

View PDF
Document ID
14378830793959784319
Author
Han M
Takahashi Y
Sekine T
Publication year
Publication venue
IEICE Electronics Express

External Links

Snippet

This paper proposes a new adiabatic logic. Adiabatic logic is a good method to reduce power consumption. Several common adiabatic logics suffer from floating output which results in lack in robustness, by using the periodic power supply. At first, we analyze the …
Continue reading at www.jstage.jst.go.jp (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • H03K3/012—Modifications of generator to improve response time or to decrease power consumption
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
    • H03K5/22—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
    • H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
    • H03K5/15013—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
    • H03K23/40—Gating or clocking signals applied to all stages, i.e. synchronous counters
    • H03K23/50—Gating or clocking signals applied to all stages, i.e. synchronous counters using bi-stable regenerative trigger circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
    • H03K23/64—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K21/00—Details of pulse counters or frequency dividers
    • H03K21/38—Starting, stopping or resetting the counter
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making or -braking

Similar Documents

Publication Publication Date Title
CN105162438B (en) It is a kind of to reduce the TSPC type d type flip flops of burr
Han et al. Non-floating and low-power adiabatic logic circuit
Cooke et al. Energy recovery clocking scheme and flip-flops for ultra low-energy applications
CN102035527A (en) Offset voltage elimination technology for differential time domain comparator
Maheshwari et al. Impact of adiabatic logic families on the power-clock generator energy efficiency
Kwon et al. A new single-clock flip-flop for half-swing clocking
Anuar et al. Adiabatic logic versus CMOS for low power applications
CN115276615B (en) Clock signal frequency multiplier circuit outputting burr-free low duty ratio error
Shaker et al. Novel clock gating techniques for low power flip-flops and its applications
CN105720948A (en) Clock control trigger bases on FinFET devices
CN215818082U (en) A low-power frequency comparator
Upadhyay et al. Triangular power supply based adiabatic logic family
Saiteja et al. Review of Dual-Edge Triggered Low-Power D Flip-Flops
Kanungo et al. Performance analysis of a complete adiabatic logic system driven by the proposed power clock generator
Upadhyay et al. Investigation of power on silicon adiabatic for vlsi applications
Shaker et al. A clock gated flip-flop for low power applications in 90 nm CMOS
Sharma Designing of low power clocking scheme based energy revival sense amplifier flip-flop
Pindoo et al. Speed enhancement in the performance of two phase clocked adiabatic static CMOS logic circuits
CN105577141A (en) Low power consumption and high precision oscillator
Anuar et al. Fundamental logics based on two phase clocked adiabatic static CMOS logic
Ghadiri et al. Comparative energy and delay of energy recovery and square wave clock flip-flops for high-performance and low-power applications
Chen et al. A dual-edged triggered explicit-pulsed level converting flip-flop with a wide operation range
Kiran et al. Cross coupled power effective quick level shifter
Durgam et al. Optimized clock gating cell for low power design in nanoscale CMOS technology
Sivakumar et al. Design of low power Universal Shift Register Using Pipe Logic flip flops