Durgam et al., 2013 - Google Patents

Optimized clock gating cell for low power design in nanoscale CMOS technology

Durgam et al., 2013

Document ID
2701480022981388475
Author
Durgam A
Choi K
Publication year
Publication venue
Fifth Asia Symposium on Quality Electronic Design (ASQED 2013)

External Links

Snippet

This paper discusses a novel clock gating cell (CGC) optimized for high performance and low power design. The conventional CGC is analyzed along with other low power implementations of the CGC that have previously been proposed. The new CGC topology is …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356—Bistable circuits
    • H03K3/356104—Bistable circuits using complementary field-effect transistors
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • H03K3/012—Modifications of generator to improve response time or to decrease power consumption
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/096—Synchronous circuits, i.e. using clock signals
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02B—INDEXING SCHEME RELATING TO CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. INCLUDING HOUSING AND APPLIANCES OR RELATED END-USER APPLICATIONS
    • Y02B60/00—Information and communication technologies [ICT] aiming at the reduction of own energy use
    • Y02B60/10—Energy efficient computing
    • Y02B60/12—Reducing energy-consumption at the single machine level, e.g. processors, personal computers, peripherals, power supply
    • Y02B60/1207—Reducing energy-consumption at the single machine level, e.g. processors, personal computers, peripherals, power supply acting upon the main processing unit
    • Y02B60/1217—Frequency modification

Similar Documents

Publication Publication Date Title
Kim An area and energy efficient ultra-low voltage level shifter with pass transistor and reduced-swing output buffer in 65-nm CMOS
Kong et al. Conditional-capture flip-flop for statistical power reduction
Mishra et al. A partially static high frequency 18T hybrid topological flip-flop design for low power application
Zhao et al. Design of sequential elements for low power clocking system
Chung et al. A comparative analysis of low-power low-voltage dual-edge-triggered flip-flops
Tawfik et al. Low power and high speed multi threshold voltage interface circuits
Wang et al. A low-power double edge-triggered flip-flop with transmission gates and clock gating
Geng et al. Design of flip‐flops with clock‐gating and pull‐up control scheme for power‐constrained and speed‐insensitive applications
Durgam et al. Optimized clock gating cell for low power design in nanoscale CMOS technology
Thakur et al. Power and speed efficient ripple counter design using 45 nm technology
Katreepalli et al. Energy-efficient synchronous counter design with minimum hardware overhead
Venkatraman et al. A robust, fast pulsed flip-flop design
Kiran et al. A quick and power efficient controlled voltage level-shifter using cross-coupled network
Gupta et al. A robust level-shifter design for adaptive voltage scaling
Mistry et al. Analysis of leakage power reduction using LECTOR and ONOFIC technique in clock gated flip-flop
Kumar et al. Power reduction of a level triggered D flip-flop using clock gating and power gating techniques
Wang et al. Low power explicit-pulsed single-phase-clocking dual-edge-triggering pulsed latch using transmission gate
Noble et al. A novel flip-flop design for low power clocking system
Lanuzza A simple circuit approach to improve speed and power consumption in pulse-triggered flip-flops
Zhao et al. Ultra-low-voltage low-power self-adaptive static pulsed latch
Nejat et al. A novel circuit topology for clock-gating-cell suitable for sub/near-threshold designs
Ahmad et al. Design of Low Power DFF with ONOFIC Approach
Kim et al. Dual edge-triggered flip-flop with modified NAND keeper for high-performance VLSI
Kawano et al. Adjacent-state monitoring based fine-grained power-gating scheme for a low-power asynchronous pipelined system
Xie et al. Variability-aware design of energy-delay optimal linear pipelines operating in the near-threshold regime and above