KR940000252Y1 - 씨모스 낸드게이트 - Google Patents
씨모스 낸드게이트 Download PDFInfo
- Publication number
- KR940000252Y1 KR940000252Y1 KR2019890012183U KR890012183U KR940000252Y1 KR 940000252 Y1 KR940000252 Y1 KR 940000252Y1 KR 2019890012183 U KR2019890012183 U KR 2019890012183U KR 890012183 U KR890012183 U KR 890012183U KR 940000252 Y1 KR940000252 Y1 KR 940000252Y1
- Authority
- KR
- South Korea
- Prior art keywords
- transistor
- source
- nmos
- pmos
- nand gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
- H03K19/0944—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET
- H03K19/0948—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET using CMOS or complementary insulated gate field-effect transistors
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Power Engineering (AREA)
- Logic Circuits (AREA)
Abstract
Description
Claims (1)
- 입력단자(A11), (B11)를 소오스가 전원단자(Vcc)에 접속된 피모스트랜지스터(PM11), (PM12)의 게이트에 접속함과 아울러 엔모스트랜지스터(NM11), (NM12)의 게이트에 접속하고, 상기 피모스트랜지스터(PM11), (PM12)의 드레인을 로드콘덴서(CL11) 및 출력단자(O11)에 접속함과 아울러 상기 엔모스트랜지스터(NM12)를 통해 상기 엔모스트랜지스터(NM11)의 드레인에 접속하여 구성된 씨모스낸드게이트에 있어서, 상기 피모스트랜지스터(PM11), (PM12)의 드레인을 게이트가 접지된 피모스트랜지스터(PM13)의 소오스 및 콜렉터에 전원단자(Vcc)가 접속된 트랜지스터(Q11)의 베이스에 접속하고, 상기 엔모스트랜지스터(NM11)의 소오스를 게이트가 전원단자(Vcc)에 접속되고 소오스가 접지된 엔모스트랜지스터(NM13)의 드레인 및 트랜지스터(Q12)의 베이스에 접속하며, 상기 피모스트랜지스터(PM13)의 드레인, 상기 트랜지스터(Q11)의 에미터 및 상기 엔모스트랜지스터(NM12)의 접속점에 공통접속하여 구성된 것을 특징으로 하는 씨모스낸드게이트.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR2019890012183U KR940000252Y1 (ko) | 1989-08-18 | 1989-08-18 | 씨모스 낸드게이트 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR2019890012183U KR940000252Y1 (ko) | 1989-08-18 | 1989-08-18 | 씨모스 낸드게이트 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR910005118U KR910005118U (ko) | 1991-03-20 |
| KR940000252Y1 true KR940000252Y1 (ko) | 1994-01-19 |
Family
ID=19289272
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR2019890012183U Expired - Fee Related KR940000252Y1 (ko) | 1989-08-18 | 1989-08-18 | 씨모스 낸드게이트 |
Country Status (1)
| Country | Link |
|---|---|
| KR (1) | KR940000252Y1 (ko) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100748361B1 (ko) * | 2006-08-08 | 2007-08-09 | 삼성에스디아이 주식회사 | 논리 게이트 및 이를 이용한 주사 구동부와 유기전계발광표시장치 |
-
1989
- 1989-08-18 KR KR2019890012183U patent/KR940000252Y1/ko not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| KR910005118U (ko) | 1991-03-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4920280A (en) | Back bias generator | |
| KR890013862A (ko) | 전압레벨 변환회로 | |
| US4346310A (en) | Voltage booster circuit | |
| JP2567179B2 (ja) | レベル変換回路 | |
| US4725746A (en) | MOSFET buffer circuit with an improved bootstrapping circuit | |
| KR910006513B1 (ko) | 바이폴라-상보형 금속산화물 반도체 인버터 | |
| JPH05175811A (ja) | パワーオンリセット回路 | |
| EP0055073B1 (en) | Improvements in or relating to electronic clock generators | |
| US3987315A (en) | Amplifier circuit | |
| US4264829A (en) | MOS Inverter-buffer circuit having a small input capacitance | |
| US4806797A (en) | bi-CMOS buffer cascaded to CMOS driver having PMOS pull-up transistor with threshold voltage greater than VBE of bi-CMOS bipolar pull-up transistor | |
| US4352996A (en) | IGFET Clock generator circuit employing MOS boatstrap capacitive drive | |
| US4468576A (en) | Inverter circuit having transistors operable in a shallow saturation region for avoiding fluctuation of electrical characteristics | |
| KR940000252Y1 (ko) | 씨모스 낸드게이트 | |
| EP0468210B1 (en) | Circuit for driving a floating circuit in response to a digital signal | |
| JP3329621B2 (ja) | 二電源インタフェイス回路 | |
| KR960006882B1 (ko) | 선충전 회로 | |
| US4546276A (en) | Full output voltage driver circuit using bootstrap capacitor and controlled delay circuitry | |
| KR960035646A (ko) | 반도체 메모리 디바이스용 논리 회로 | |
| KR940005873Y1 (ko) | 슬루레이트 조절 트라이 스테이트 출력버퍼 | |
| JPH0575205B2 (ko) | ||
| JPH0576811B2 (ko) | ||
| KR930004717Y1 (ko) | 고속 씨모스 다이나믹 버퍼회로 | |
| JP2541289B2 (ja) | 出力回路 | |
| KR940000254Y1 (ko) | 멀티게이트 시모스에 의한 배타 오아게이트 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| R17-X000 | Change to representative recorded |
St.27 status event code: A-3-3-R10-R17-oth-X000 |
|
| UA0108 | Application for utility model registration |
St.27 status event code: A-0-1-A10-A12-nap-UA0108 |
|
| A201 | Request for examination | ||
| UA0201 | Request for examination |
St.27 status event code: A-1-2-D10-D11-exm-UA0201 |
|
| UG1501 | Laying open of application |
St.27 status event code: A-1-1-Q10-Q12-nap-UG1501 |
|
| E902 | Notification of reason for refusal | ||
| UE0902 | Notice of grounds for rejection |
St.27 status event code: A-1-2-D10-D21-exm-UE0902 |
|
| T11-X000 | Administrative time limit extension requested |
St.27 status event code: U-3-3-T10-T11-oth-X000 |
|
| P11-X000 | Amendment of application requested |
St.27 status event code: A-2-2-P10-P11-nap-X000 |
|
| P13-X000 | Application amended |
St.27 status event code: A-2-2-P10-P13-nap-X000 |
|
| UG1604 | Publication of application |
St.27 status event code: A-2-2-Q10-Q13-nap-UG1604 |
|
| E701 | Decision to grant or registration of patent right | ||
| UE0701 | Decision of registration |
St.27 status event code: A-1-2-D10-D22-exm-UE0701 |
|
| REGI | Registration of establishment | ||
| UR0701 | Registration of establishment |
St.27 status event code: A-2-4-F10-F11-exm-UR0701 |
|
| UR1002 | Payment of registration fee |
St.27 status event code: A-2-2-U10-U11-oth-UR1002 Fee payment year number: 1 |
|
| UR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-UR1001 Fee payment year number: 4 |
|
| UR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-UR1001 Fee payment year number: 5 |
|
| UR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-UR1001 Fee payment year number: 6 |
|
| UN2301 | Change of applicant |
St.27 status event code: A-5-5-R10-R13-asn-UN2301 St.27 status event code: A-5-5-R10-R11-asn-UN2301 |
|
| UR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-UR1001 Fee payment year number: 7 |
|
| UR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-UR1001 Fee payment year number: 8 |
|
| UR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-UR1001 Fee payment year number: 9 |
|
| FPAY | Annual fee payment |
Payment date: 20021223 Year of fee payment: 10 |
|
| UR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-UR1001 Fee payment year number: 10 |
|
| LAPS | Lapse due to unpaid annual fee | ||
| UC1903 | Unpaid annual fee |
St.27 status event code: A-4-4-U10-U13-oth-UC1903 Not in force date: 20040120 Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE |
|
| UC1903 | Unpaid annual fee |
St.27 status event code: N-4-6-H10-H13-oth-UC1903 Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE Not in force date: 20040120 |
|
| P22-X000 | Classification modified |
St.27 status event code: A-4-4-P10-P22-nap-X000 |