Zhang et al., 2022 - Google Patents
Inhale: Enabling high-performance and energy-efficient in-SRAM cryptographic hash for IoTZhang et al., 2022
View PDF- Document ID
- 6265815693137882600
- Author
- Zhang J
- Sadredini E
- Publication year
- Publication venue
- Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design
External Links
Snippet
In the age of big data, information security has become a major issue of debate, especially with the rise of the Internet of Things (IoT), where attackers can effortlessly obtain physical access to edge devices. The hash algorithm is the current foundation for data integrity and …
- 230000015654 memory 0 abstract description 20
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
- G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
- G06F15/163—Interprocessor communication
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored programme computers
- G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/58—Random or pseudo-random number generators
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Zhang et al. | Recryptor: A reconfigurable cryptographic cortex-M0 processor with in-memory and near-memory computing for IoT security | |
| Kim et al. | Ark: Fully homomorphic encryption accelerator with runtime data generation and inter-operation key reuse | |
| Reis et al. | Computing-in-memory for performance and energy-efficient homomorphic encryption | |
| Angizi et al. | MRIMA: An MRAM-based in-memory accelerator | |
| Chiu et al. | A CMOS-integrated spintronic compute-in-memory macro for secure AI edge devices | |
| Wang et al. | An energy-efficient nonvolatile in-memory computing architecture for extreme learning machine by domain-wall nanowire devices | |
| Zhang et al. | Inhale: Enabling high-performance and energy-efficient in-SRAM cryptographic hash for IoT | |
| Li et al. | MeNTT: A compact and efficient processing-in-memory number theoretic transform (NTT) accelerator | |
| US10387058B2 (en) | Apparatuses and methods to change data category values | |
| CN104620254B (en) | Parallelized counter tree climbing for low-overhead memory replay protection | |
| US11082241B2 (en) | Physically unclonable function with feed-forward addressing and variable latency output | |
| Zhang et al. | Recryptor: A reconfigurable in-memory cryptographic Cortex-M0 processor for IoT | |
| Reis et al. | IMCRYPTO: An in-memory computing fabric for AES encryption and decryption | |
| Xie et al. | Securing emerging nonvolatile main memory with fast and energy-efficient AES in-memory implementation | |
| Aamir et al. | ChaCha20-in-memory for side-channel resistance in IoT edge-node devices | |
| WO2021041587A1 (en) | Artificial intelligence accelerator | |
| Dodo et al. | Secure STT-MRAM bit-cell design resilient to differential power analysis attacks | |
| EP4022523A1 (en) | Activation functions for artificial intelligence operations | |
| Liu et al. | FeCrypto: instruction set architecture for cryptographic algorithms based on FeFET-based in-memory computing | |
| CN106933510B (en) | a storage controller | |
| Ma et al. | Efficient in-memory AES encryption implementation using a general memristive logic: Surmounting the data movement bottleneck | |
| Kabra et al. | CIPHERMATCH: Accelerating Homomorphic Encryption-Based String Matching via Memory-Efficient Data Packing and In-Flash Processing | |
| Zeng et al. | DM-IMCA: A dual-mode in-memory computing architecture for general purpose processing | |
| Zhang et al. | Experimental realization of physical unclonable function chip utilizing spintronic memories | |
| Ollivier et al. | Pirm: Processing in racetrack memories |