Gopalakrishnan et al., 1993 - Google Patents

Specification, simulation, and synthesis of self-timed circuits

Gopalakrishnan et al., 1993

Document ID
5004573860972014993
Author
Gopalakrishnan G
Akella V
Publication year
Publication venue
[1993] Proceedings of the Twenty-sixth Hawaii International Conference on System Sciences

External Links

Snippet

The authors present an integrated design environment called SHILPA for the specification, simulation, analysis, and synthesis of self-timed asynchronous circuits. In SHILPA, behavioral specifications can be written in a hardware description language (HDL) called …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/40—Transformations of program code
    • G06F8/41—Compilation
    • G06F8/45—Exploiting coarse grain parallelism in compilation, i.e. parallelism between groups of instructions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/40—Transformations of program code
    • G06F8/41—Compilation
    • G06F8/44—Encoding
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/30—Creation or generation of source code
    • G06F8/34—Graphical or visual programming
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Preventing errors by testing or debugging software
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/86—Hardware-Software co-design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
Staunstrup et al. Hardware/software co-design: principles and practice
Akella et al. SHILPA: A high-level synthesis system for self-timed circuits
Gajski et al. Essential issues in codesign
US20030074177A1 (en) System, method and article of manufacture for a simulator plug-in for co-simulation purposes
US20020199173A1 (en) System, method and article of manufacture for a debugger capable of operating across multiple threads and lock domains
US20030028864A1 (en) System, method and article of manufacture for successive compilations using incomplete parameters
US20030033588A1 (en) System, method and article of manufacture for using a library map to create and maintain IP cores effectively
US20030037321A1 (en) System, method and article of manufacture for extensions in a programming lanauage capable of programming hardware architectures
US20030046668A1 (en) System, method and article of manufacture for distributing IP cores
Amellal et al. Functional synthesis of digital systems with TASS
Hartley et al. Behavioral to structural translation in a bit-serial silicon compiler
Kuchcinski Embedded system synthesis by timing constraints solving
Williamson et al. Synthesis of parallel hardware implementations from synchronous dataflow graph specifications
Nakamura An integrated logic design environment based on behavioral description
Berry et al. An implementation of constructive synchronous programs in POLIS
Lis et al. VHDL synthesis using structured modeling
Gopalakrishnan et al. Specification, simulation, and synthesis of self-timed circuits
Jerraya et al. Multilanguage specification for system design and codesign
Tan et al. The design of an asynchronous VHDL synthesizer
Peng et al. Automated synthesis for asynchronous FPGAs
Lanneer et al. An object-oriented framework supporting the full high-level synthesis trajectory
Brunvand Designing self-timed systems using concurrent programs
Sridhar Asynchronous design techniques
Mooney et al. Synthesis from mixed specifications
Barringer et al. Abstract modelling of asynchronous micropipeline systems using Rainbow