Singh et al., 2023 - Google Patents

Pessimism reduction in voltage-aware drc using simulation results for functionally correlated nets

Singh et al., 2023

Document ID
4097152265470887724
Author
Singh S
Juneja P
Tewari R
Shrivastava S
Srivastava S
Publication year
Publication venue
2023 IEEE Women in Technology Conference (WINTECHCON)

External Links

Snippet

With the advancement in VLSI manufacturing technology, it is possible to draw shapes very close to each other. While smaller spacing helps reduce the chip area, it has also made ICs vulnerable to reliability issues like a dielectric breakdown. Voltage-aware spacing rules are …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5077—Routing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/504—Formal methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G06F17/30286—Information retrieval; Database structures therefor; File system structures therefor in structured data stores
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/20—Handling natural language data
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/12—Design for manufacturability
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06K—RECOGNITION OF DATA; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K9/00—Methods or arrangements for reading or recognising printed or written characters or for recognising patterns, e.g. fingerprints
    • G06K9/36—Image preprocessing, i.e. processing the image information without deciding about the identity of the image
    • G06K9/46—Extraction of features or characteristics of the image
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T7/00—Image analysis
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T2207/00—Indexing scheme for image analysis or image enhancement
    • G06T2207/30—Subject of image; Context of image processing
    • G06T2207/30108—Industrial image inspection
    • G06T2207/30148—Semiconductor; IC; Wafer

Similar Documents

Publication Publication Date Title
US9122836B2 (en) Recognition of template patterns with mask information
US7546567B2 (en) Method and apparatus for generating a variation-tolerant clock-tree for an integrated circuit chip
TWI475416B (en) Multiple-power-domain static timing analysis
US6536023B1 (en) Method and system for hierarchical metal-end, enclosure and exposure checking
US8316339B2 (en) Zone-based leakage power optimization
CN111914500B (en) Rapid single-flux quantum RSFQ circuit layout method and device
US20170308639A1 (en) Method for analyzing ir drop and electromigration of ic
US12541628B2 (en) Digital circuit representation using a spatially resolved netlist
WO2010004666A1 (en) Method for verifying mask layout of semiconductor integrated circuit
CN201508553U (en) Apparatus for scaling I/O cell placement during die size optimization
CN118839654B (en) Layout design method and system for integrated circuit
US8718382B2 (en) Scalable pattern matching between a pattern clip and a pattern library
US10162927B2 (en) Methods for redistributing cell densities in layout area of IC
US10970456B1 (en) Identifying root cause of layout versus schematic errors
US7958468B2 (en) Unidirectional relabeling for subcircuit recognition
Singh et al. Pessimism reduction in voltage-aware drc using simulation results for functionally correlated nets
US7975249B2 (en) Operation timing verifying apparatus and program
JP2005149273A (en) Floor plan apparatus and floor plan method for semiconductor integrated circuit
US9747405B2 (en) Buffer chain management for alleviating routing congestion
Stenz et al. Performance optimization by interacting netlist transformations and placement
US8543963B2 (en) Global leakage power optimization
US20030144826A1 (en) Register repositioning method for functional verification systems
US7076759B2 (en) Methodology for generating a modified view of a circuit layout
Matsunawa et al. Generator of predictive verification pattern using vision system based on higher-order local autocorrelation
CN105512435A (en) Integrated circuit layout optimizing method based on side-denoted short-circuit critical area network