Song et al., 2007 - Google Patents

Upper/Lower Boundary Estimation of Package Interconnect Parasitics for Chip-Package Co-Design

Song et al., 2007

Document ID
3515920414546711106
Author
Song E
Lee H
Lee J
Jin W
Choi K
Kang S
Publication year
Publication venue
8th International Symposium on Quality Electronic Design (ISQED'07)

External Links

Snippet

In this paper, we introduce a new, highly accurate, package parasitics estimation technique (PME: Package Model Estimator) that can simultaneously consider both on-chip and off-chip parasitic effects at the early stage of chip design. The performance of the proposed …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/30107—Inductance
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/82—Noise analysis and optimization

Similar Documents

Publication Publication Date Title
CN103577627B (en) Mutual coupling effect between capture IC chip and chip packing-body
US7842948B2 (en) Flip chip semiconductor die internal signal access system and method
Jangam et al. Latency, bandwidth and power benefits of the SuperCHIPS integration scheme
US20060091550A1 (en) Method of analyzing operation of semiconductor integrated circuit device, analyzing apparatus used in the same, and optimization designing method using the same
JP5151571B2 (en) Electronic circuit board power supply noise analyzer and program
Aragonès et al. Noise generation and coupling mechanisms in deep-submicron ICs
US8386229B1 (en) Integrated circuit package component and ball grid array simulation model
Li SiP System-in-Package Design and Simulation: Mentor EE Flow Advanced Design Guide
Qian et al. Electrical analysis of EMIB packages
Song et al. Upper/Lower Boundary Estimation of Package Interconnect Parasitics for Chip-Package Co-Design
Steinecke et al. EMI modeling and simulation in the IC design process
CN113128161A (en) Method and process for collaborative design of electrical and thermal characteristics of integrated circuit package
Pulici et al. Signal integrity flow for system-in-package and package-on-package devices
Kam et al. Packaging a 40-Gbps serial link using a wire-bonded plastic ball grid array
He et al. System-in-package: electrical and layout perspectives
Mishra et al. Power Integrity Analysis for Interoperability of BoW Chiplet Interfaces
CN113128166A (en) Novel electronic product packaging collaborative environment with electric, thermal and mechanical characteristics
Occhiali et al. Impact of ports reference choice on S-parameter modeling of BGA package interconnections
Fontanelli et al. System-on-chip (SoC) requires IC and package co-design and co-verification
Stalin et al. Package Miniaturization Through Substrate Design and Assembly Process Optimization-A Product Cost Reduction Case Study
Ko et al. Practical approach to power integrity‐driven design process for power‐delivery networks
Yao Jason et al. Giga-Hertz-Level Electromagnetic Field Analysis for Equivalent Inductance Modeling of High-Performance SoC and SiP Designs
Hong et al. A new fast and accurate method of extracting the parasitics of multi-layer packages
Zheng et al. Wires as interconnects
Lee et al. Electrical performance analysis of IC package for the high-end memory device