Yu et al., 2010 - Google Patents

Multidimensional DFT IP generator for FPGA platforms

Yu et al., 2010

Document ID
2540040691789440343
Author
Yu C
Irick K
Chakrabarti C
Narayanan V
Publication year
Publication venue
IEEE Transactions on Circuits and Systems I: Regular Papers

External Links

Snippet

Multidimensional (MD) discrete Fourier transform (DFT) is a key kernel algorithm in many signal processing applications. In this paper we describe an MD-DFT intellectual property (IP) generator and a bandwidth-efficient MD DFT IP for high performance implementations of …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
    • G06F17/141—Discrete Fourier transforms
    • G06F17/142—Fast Fourier transforms, e.g. using a Cooley-Tukey type algorithm
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/80—Architectures of general purpose stored programme computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8007—Architectures of general purpose stored programme computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/16—Matrix or vector computation, e.g. matrix-matrix or matrix-vector multiplication, matrix factorization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/02—Digital function generators
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
Abtahi et al. Accelerating convolutional neural network with FFT on embedded hardware
Uzun et al. FPGA implementations of fast Fourier transforms for real-time signal and image processing
Garofalo et al. A heterogeneous in-memory computing cluster for flexible end-to-end inference of real-world deep neural networks
Muñoz et al. High-throughput FPGA implementation of QR decomposition
Liu et al. Towards an efficient accelerator for DNN-based remote sensing image segmentation on FPGAs
Podobas et al. A template-based framework for exploring coarse-grained reconfigurable architectures
Zhong et al. A power-scalable reconfigurable FFT/IFFT IC based on a multi-processor ring
Yu et al. Multidimensional DFT IP generator for FPGA platforms
Raghavan et al. A fast and scalable FPGA-based parallel processing architecture for K-means clustering for big data analysis
Wang et al. A low-latency sparse-winograd accelerator for convolutional neural networks
Zeng et al. Fast generation of high throughput customized deep learning accelerators on FPGAs
Shami et al. Configurable FFT processor using dynamically reconfigurable resource arrays
Yu et al. FPGA architecture for 2D Discrete Fourier Transform based on 2D decomposition for large-sized data
Chen et al. eSSpMV: An embedded-FPGA-based hardware accelerator for symmetric sparse matrix-vector multiplication
Parker Embedded Compute Matrix Processing and FFTs using Floating Point FPGAs
Rajat et al. A flexible design automation tool for accelerating quantized spectral CNNs
CN118349776B (en) Fast Fourier transform device and method based on integrated memory and calculation
Hou et al. An FPGA-based multi-core system for synthetic aperture radar data processing
Kallapu et al. DRRA-based reconfigurable architecture for mixed-radix FFT
Choi et al. Energy-efficient and parameterized designs for fast Fourier transform on FPGAs
Martinez-Corral et al. A fully configurable and scalable neural coprocessor ip for soc implementations of machine learning applications
Kestur et al. An algorithm-architecture co-design framework for gridding reconstruction using FPGAs
Arias-García et al. Fpga hil simulation of a linear system block for strongly coupled system applications
Meher Efficient systolic implementation of DFT using a low-complexity convolution-like formulation
Dawwd et al. Reduced area and low power implementation of FFT/IFFT processor