Possa et al., 2011 - Google Patents

Fpga-based hardware acceleration: A cpu/accelerator interface exploration

Possa et al., 2011

Document ID
2156265409193955366
Author
Possa P
Schaillie D
Valderrama C
Publication year
Publication venue
2011 18th IEEE International Conference on Electronics, Circuits, and Systems

External Links

Snippet

One of the main challenges for embedded system designers is to find a tradeoff between performance and power consumption. In order to reach this goal, hardware accelerators have been used to offload specific tasks from the CPU, improving the global performance of …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G06F1/3237—Power saving by disabling clock generation or distribution
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Preventing errors by testing or debugging software
    • G06F11/362—Software debugging
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/40—Transformations of program code

Similar Documents

Publication Publication Date Title
Liu et al. Achieving energy efficiency through runtime partial reconfiguration on reconfigurable systems
Bouwens et al. Architecture enhancements for the ADRES coarse-grained reconfigurable array
US9946823B2 (en) Dynamic control of design clock generation in emulation
Shahrouzi et al. HDL code optimizations: Impact on hardware implementations and CAD tools
Possa et al. Fpga-based hardware acceleration: A cpu/accelerator interface exploration
Ragheb et al. Elastic multi-context CGRAs
Barthe et al. The secretblaze: A configurable and cost-effective open-source soft-core processor
Stitt Are field-programmable gate arrays ready for the mainstream?
Chen et al. A 3-D CPU-FPGA-DRAM hybrid architecture for low-power computation
Kinage et al. Design and implementation of FPGA soft core processor for low power multicore Embedded system using VHDL
Van Essen et al. Static versus scheduled interconnect in coarse-grained reconfigurable arrays
US7370311B1 (en) Generating components on a programmable device using a high-level language
Marlow et al. An enhanced and embedded GNU radio flow
Shannon et al. Maximizing system performance: Using reconfigurability to monitor system communications
Mueller et al. FPGAs: a new point in the database design space
Enzler et al. System-level performance evaluation of reconfigurable processors
Akpan Hard and soft embedded FPGA processor systems design: Design considerations and performance comparisons
Gohringer et al. New dimensions for multiprocessor architectures: On demand heterogeneity, infrastructure and performance through reconfigurability—the RAMPSoC approach
Beckmann et al. Monza: An Energy-Minimal, General-Purpose Dataflow System-on-Chip for the Internet of Things
US8229725B1 (en) Method and apparatus for modeling processor-based circuit models
Daigneault et al. Fast description and synthesis of control-dominant circuits
Ou et al. Performance modeling of reconfigurable SoC architectures and energy-efficient mapping of a class of application
Raza et al. Multiprocessing on FPGA using light weight processor
Liu et al. ReSSIM: a mixed-level simulator for dynamic coarse-grained reconfigurable processor
Moslehpour et al. Design of the Nios II system for the playing of wave files on an Altera DE2 Board