Strukov et al., 2012 - Google Patents

Reconfigurable nano-crossbar architectures

Strukov et al., 2012

View PDF
Document ID
17815280937934933332
Author
Strukov D
Likharev K
Waser R
Publication year
Publication venue
Nanoelectronics and information technology

External Links

Snippet

Reconfigurable computing, in particular based on field-programmable gate arrays (FPGAs), is becoming increasingly attractive for a variety of applications [1],[2]. This increase in popularity is mostly due to the fundamental challenges encountered by alternative …
Continue reading at www.researchgate.net (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17724—Structural details of logic blocks
    • H03K19/17728—Reconfigurable logic blocks, e.g. lookup tables
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17704—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17748—Structural details of configuration resources
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/1733—Controllable logic circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C15/00—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores
    • G11C15/04—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores using semiconductor elements

Similar Documents

Publication Publication Date Title
Strukov et al. CMOL FPGA: a reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices
DeHon et al. Nanowire-based sublithographic programmable logic arrays
TWI552154B (en) Nonvolatile nanotube programmable logic devices and a nonvolatile nanotube field programmable gate array using same
DeHon Nanowire-based programmable architectures
Ziegler et al. CMOS/nano co-design for crossbar-based molecular electronic systems
US6777982B2 (en) Molecular scale latch and associated clocking scheme to provide gain, memory and I/O isolation
Yang et al. Review of advanced FPGA architectures and technologies
Strukov et al. Reconfigurable nano-crossbar architectures
Zhang et al. Giant spin hall effect (GSHE) logic design for low power application
Zhang et al. NATURE: A hybrid nanotube/CMOS dynamically reconfigurable architecture
Paul et al. A circuit and architecture codesign approach for a hybrid cmos–sttram nonvolatile fpga
Teixeira Franco et al. Yield and reliability issues in nanoelectronic technologies
Tung et al. Simulation of a QCA-based CLB and a multi-CLB application
Zha et al. Liquid silicon: A data-centric reconfigurable architecture enabled by rram technology
Strukov et al. Monolithically stackable hybrid FPGA
Moritz et al. Towards defect-tolerant nanoscale architectures
Sait et al. Reconfiguration-based defect-tolerant design automation for hybrid CMOS/nanofabrics circuits using evolutionary and non-deterministic heuristics
Hu et al. PLAs in quantum-dot cellular automata
Strukov Digital architectures for hybrid cmos/nanodevice circuits
WO2012085627A1 (en) Method for operating a transistor, reconfigurable processing architecture and use of a restored broken down transistor for a multiple mode operation
Paul et al. Computing with nanoscale memory: Model and architecture
He et al. Scalable defect mapping and configuration of memory-based nanofabrics
Li et al. A novel resistive memory-based process-in-memory architecture for efficient logic and add operations
Devisree et al. Nanoscale FPGA with reconfigurability
Gaillardon et al. Background and Motivation