Stojanovski et al., 2001 - Google Patents
Chaos-based random number generators. Part II: practical realizationStojanovski et al., 2001
View PDF- Document ID
- 16980273648937004788
- Author
- Stojanovski T
- Pihl J
- Kocarev L
- Publication year
- Publication venue
- IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications
External Links
Snippet
This paper and its companion (see ibid., vol. 48, p. 281-88, 2001) are devoted to to the analysis of the application of a chaotic piecewise-linear one-dimensional (PL1D) map as Random Number Generator (RNG). In Part I, me have mathematically analyzed the …
- 238000000034 method 0 abstract description 28
Classifications
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/84—Generating pulses having a predetermined statistical distribution of a parameter, e.g. random pulse generators
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/58—Random or pseudo-random number generators
- G06F7/582—Pseudo-random number generators
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
- G06F7/72—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic
- G06F7/724—Finite field arithmetic
- G06F7/726—Inversion; Reciprocal calculation; Division of elements of a finite field
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/02—Digital function generators
- G06F1/025—Digital function generators for functions having two-valued amplitude, e.g. Walsh functions
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/001—Modulated-carrier systems using chaotic signals
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
- H04L9/06—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Stojanovski et al. | Chaos-based random number generators. Part II: practical realization | |
| Stojanovski et al. | Chaos-based random number generators-part I: analysis [cryptography] | |
| Golic | New methods for digital generation and postprocessing of random data | |
| Ergün et al. | Truly random number generators based on a non-autonomous chaotic oscillator | |
| Dastgheib et al. | A digital pseudo-random number generator based on sawtooth chaotic map with a guaranteed enhanced period | |
| Li et al. | Design of a high throughput pseudorandom number generator based on discrete hyper-chaotic system | |
| CN101957741A (en) | Sub-threshold value characteristic-based true random number generator | |
| EP1320026A1 (en) | Method for generating a random number sequence and a relative random bit generator | |
| US7526087B2 (en) | Random number generator | |
| Tsuneda | Design of binary sequences with tunable exponential autocorrelations and run statistics based on one-dimensional chaotic maps | |
| Trichina et al. | Supplemental cryptographic hardware for smart cards | |
| Marudhai | Implementation of LFSR on ASIC | |
| US20210385094A1 (en) | Physical unclonable function based true random number generator, method for generating true random numbers, and associated electronic device | |
| Ting et al. | On the role of sequential circuits in stochastic computing | |
| Anghelescu et al. | FPGA implementation of hybrid additive programmable cellular automata encryption algorithm | |
| Garipcan et al. | Implementation of a digital TRNG using jitter based multiple entropy source on FPGA | |
| Anghelescu et al. | Programmable cellular automata based encryption algorithm | |
| Rajagopalan et al. | Diffused bit generator model for trng application at CMOS 45nm technology | |
| Doshi et al. | Lfsr counter implementation in cmos vlsi | |
| Beirami et al. | Fundamental performance limits of chaotic-map random number generators | |
| Bucci et al. | A fully-digital chaos-based random bit generator | |
| Hasan et al. | Normalized linearly-combined chaotic system: design, analysis, implementation, and application | |
| Priya et al. | Compact chaotic oscillator using 1 80nm CMO S technology for its use in true random number generator | |
| CN201845328U (en) | True random number generator based on sub-threshold characteristics | |
| Beirami et al. | A performance metric for discrete-time chaos-based truly random number generators |