SSIT, 2014 - Google Patents

Design of A Reconfigurable Architecture for 1-D DWT using Pipeline Architecture

SSIT, 2014

View PDF
Document ID
11326178592367736562
Author
SSIT T
Publication year
Publication venue
International Journal of Engineering Research

External Links

Snippet

In this novel, the proposed reconfigurable architecture is designed by using lifting method instead of convolution method. Lifting method reduces considerable hardware and computational complexity where hardware resources are major components of DWT. The …
Continue reading at www.academia.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
    • G06F17/141—Discrete Fourier transforms
    • G06F17/142—Fast Fourier transforms, e.g. using a Cooley-Tukey type algorithm
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
    • G06F17/147—Discrete orthonormal transforms, e.g. discrete cosine transform, discrete sine transform, and variations therefrom, e.g. modified discrete cosine transform, integer transforms approximating the discrete cosine transform
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
    • G06F17/148—Wavelet transforms
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/16—Matrix or vector computation, e.g. matrix-matrix or matrix-vector multiplication, matrix factorization
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00—Networks using digital techniques
    • H03H17/02—Frequency selective networks
    • H03H17/0211—Frequency selective networks using specific transformation algorithms, e.g. WALSH functions, Fermat transforms, Mersenne transforms, polynomial transforms, Hilbert transforms
    • H03H17/0213—Frequency domain filters using Fourier transforms
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00—Networks using digital techniques
    • H03H17/02—Frequency selective networks
    • H03H17/0248—Filters characterised by a particular frequency response or filtering method
    • H03H17/0264—Filter sets with mutual related characteristics
    • H03H17/0266—Filter banks

Similar Documents

Publication Publication Date Title
Chakrabarti et al. Architectures for wavelet transforms: A survey
Hsia et al. Improved low-complexity algorithm for 2-D integer lifting-based discrete wavelet transform using symmetric mask-based scheme
Shahbahrami Algorithms and architectures for 2D discrete wavelet transform
Dia et al. Multi-level discrete wavelet transform architecture design
SSIT Design of A Reconfigurable Architecture for 1-D DWT using Pipeline Architecture
Basheer et al. Design and FPGA implementation of a lifting scheme 2D DWT architecture
Nagabushanam et al. FPGA implementation of 1D and 2D DWT architecture using modified lifting scheme
Sun et al. A reconfigurable architecture for 1-D and 2-D discrete wavelet transform
Chiang et al. VLSI architecture of low memory and high speed 2D lifting-based discrete wavelet transform for JPEG2000 applications
Lone A high speed architecture for lifting-based 2-D Cohen-Daubechies-Feauveau (5, 3) discrete wavelet transform used in JPEG2000
Vimala et al. A Survey on Reconfigurable Architecture for 1-D DWT
Hasan et al. MULTI-LEVEL WAVELET BASED IMAGE CODING OVER LIFTING SCHEME FOR EMBEDDED WIRELESS DEVICES
Fatemi et al. Pipeline, memory-efficient and programmable architecture for 2D discrete wavelet transform using lifting scheme
Chehaitly et al. A ultra high speed and configurable Inverse Discrete Wavelet Packet Transform architecture
Hsieh et al. Implementation of an Efficient DWT Using a FPGA on a Real-time Platform
Dhakar et al. A novel parallel architecture of lifting based 2D-discrete wavelet transform
Argüello et al. Architecture for wavelet packet transform based on lifting steps
Al-Sulaifanie et al. Very large scale integration architecture for integer wavelet transform
Hsieh et al. A novel, efficient architecture for the 1D, lifting-based DWT with folded and pipelined schemes
Wiatr et al. Embedded zero wavelet coefficient coding method for FPGA implementation of video codec in real-time systems
Barina et al. Single-loop approach to 2-D wavelet lifting with JPEG 2000 compatibility
KR100628441B1 (en) Lifting Discrete Wavelet Converter of GP2000
Alzaq et al. A comparative analysis of 1-level multiplier-free discrete wavelet transform implementations on FPGAs
Hasna DESIGN AND IMPLEMENTATION OF LIFTING BASED 2D DISCRETE WAVELET TRANSFORMING FPGA
Alzaq et al. A comparative analysis of multiplier-less 1-level discrete wavelet transform implementations on FPGAs