SG10201403206VA - Semiconductor device and method of forming low profile 3d fan-out package - Google Patents

Semiconductor device and method of forming low profile 3d fan-out package

Info

Publication number
SG10201403206VA
SG10201403206VA SG10201403206VA SG10201403206VA SG10201403206VA SG 10201403206V A SG10201403206V A SG 10201403206VA SG 10201403206V A SG10201403206V A SG 10201403206VA SG 10201403206V A SG10201403206V A SG 10201403206VA SG 10201403206V A SG10201403206V A SG 10201403206VA
Authority
SG
Singapore
Prior art keywords
substrate
encapsulant
conductive layer
opening
semiconductor die
Prior art date
Application number
SG10201403206VA
Inventor
Yaojian Lin
Original Assignee
Stats Chippac Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Stats Chippac Ltd filed Critical Stats Chippac Ltd
Publication of SG10201403206VA publication Critical patent/SG10201403206VA/en

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/01—Manufacture or treatment
    • H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
    • H10W70/08—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers by depositing layers on the chip or wafer, e.g. "chip-first" RDLs
    • H10W70/09—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers by depositing layers on the chip or wafer, e.g. "chip-first" RDLs extending onto an encapsulation that laterally surrounds the chip or wafer, e.g. fan-out wafer level package [FOWLP] RDLs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/611—Insulating or insulated package substrates; Interposers; Redistribution layers for connecting multiple chips together
    • H10W70/614—Insulating or insulated package substrates; Interposers; Redistribution layers for connecting multiple chips together the multiple chips being integrally enclosed
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/01—Manufacture or treatment
    • H10W72/0198—Manufacture or treatment batch processes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
    • H10W74/111—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed
    • H10W74/114—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed by a substrate and the encapsulations
    • H10W74/117—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed by a substrate and the encapsulations the substrate having spherical bumps for external connection
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/241—Dispositions, e.g. layouts
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/29—Bond pads specially adapted therefor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/851—Dispositions of multiple connectors or interconnections
    • H10W72/874—On different surfaces
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/851—Dispositions of multiple connectors or interconnections
    • H10W72/874—On different surfaces
    • H10W72/884—Die-attach connectors and bond wires
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/941—Dispositions of bond pads
    • H10W72/9413—Dispositions of bond pads on encapsulations
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/01—Manufacture or treatment
    • H10W74/014—Manufacture or treatment using batch processing
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/01—Manufacture or treatment
    • H10W74/019—Manufacture or treatment using temporary auxiliary substrates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
    • H10W74/131—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being only partially enclosed
    • H10W74/142—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being only partially enclosed the encapsulations exposing the passive side of the semiconductor body
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/20—Configurations of stacked chips
    • H10W90/288—Configurations of stacked chips characterised by arrangements for thermal management of the stacked chips
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/20—Configurations of stacked chips
    • H10W90/291—Configurations of stacked chips characterised by containers, encapsulations, or other housings for the stacked chips
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
    • H10W90/722—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between stacked chips
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
    • H10W90/734—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked insulating package substrate, interposer or RDL
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
    • H10W90/736—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked lead frame, conducting package substrate or heat sink
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
    • H10W90/754—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked insulating package substrate, interposer or RDL

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Wire Bonding (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)

Abstract

Abstract A semiconductor device includes a substrate having an insulating layer and a conductive layer embedded in the insulating layer. The conductive layer is patterned to form conductive pads or conductive pillars. The substrate includes a first encapsulant formed over the conductive layer. A first opening is formed through insulating layer and first encapsulant using a stamping process or laser direct ablation. The substrate is separated into individual units, which are mounted to a carrier. A semiconductor die is disposed in the first opening in the substrate. A second encapsulant is deposited over the semiconductor die and substrate. An interconnect structure is formed over the semiconductor die and substrate. An opening is formed through the second encapsulant and through the insulating layer to expose the conductive layer. A bump is formed in the second opening over the conductive layer outside a footprint of the semiconductor die. (Fig 20) 73
SG10201403206VA 2013-06-28 2014-06-12 Semiconductor device and method of forming low profile 3d fan-out package SG10201403206VA (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US13/931,397 US8980691B2 (en) 2013-06-28 2013-06-28 Semiconductor device and method of forming low profile 3D fan-out package

Publications (1)

Publication Number Publication Date
SG10201403206VA true SG10201403206VA (en) 2015-01-29

Family

ID=52114800

Family Applications (1)

Application Number Title Priority Date Filing Date
SG10201403206VA SG10201403206VA (en) 2013-06-28 2014-06-12 Semiconductor device and method of forming low profile 3d fan-out package

Country Status (4)

Country Link
US (1) US8980691B2 (en)
CN (1) CN104253105B (en)
SG (1) SG10201403206VA (en)
TW (1) TWI541915B (en)

Families Citing this family (122)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9842798B2 (en) 2012-03-23 2017-12-12 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming a PoP device with embedded vertical interconnect units
US10049964B2 (en) 2012-03-23 2018-08-14 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming a fan-out PoP device with PWB vertical interconnect units
US10622310B2 (en) 2012-09-26 2020-04-14 Ping-Jung Yang Method for fabricating glass substrate package
US9705478B2 (en) 2013-08-01 2017-07-11 Qorvo Us, Inc. Weakly coupled tunable RF receiver architecture
US9899133B2 (en) 2013-08-01 2018-02-20 Qorvo Us, Inc. Advanced 3D inductor structures with confined magnetic field
US12224096B2 (en) 2013-03-15 2025-02-11 Qorvo Us, Inc. Advanced 3D inductor structures with confined magnetic field
US9294045B2 (en) 2013-03-15 2016-03-22 Rf Micro Devices, Inc. Gain and phase calibration for closed loop feedback linearized amplifiers
KR20140126598A (en) * 2013-04-23 2014-10-31 삼성전자주식회사 semiconductor package and method for manufacturing of the same
US9691745B2 (en) 2013-06-26 2017-06-27 Taiwan Semiconductor Manufacturing Co., Ltd. Bonding structure for forming a package on package (PoP) structure and method for forming the same
US9252076B2 (en) * 2013-08-07 2016-02-02 Taiwan Semiconductor Manufacturing Company, Ltd. 3D packages and methods for forming the same
US9093337B2 (en) 2013-09-27 2015-07-28 Taiwan Semiconductor Manufacturing Company, Ltd. Methods for controlling warpage in packaging
US9735082B2 (en) * 2013-12-04 2017-08-15 Taiwan Semiconductor Manufacturing Company, Ltd. 3DIC packaging with hot spot thermal management features
TWI556402B (en) * 2014-01-02 2016-11-01 矽品精密工業股份有限公司 Package stack structure and its preparation method
US20150287697A1 (en) 2014-04-02 2015-10-08 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor Device and Method
US9406650B2 (en) * 2014-01-31 2016-08-02 Taiwan Semiconductor Manufacturing Company, Ltd. Methods of packaging semiconductor devices and packaged semiconductor devices
US9252135B2 (en) 2014-02-13 2016-02-02 Taiwan Semiconductor Manufacturing Company, Ltd. Packaged semiconductor devices and methods of packaging semiconductor devices
FR3018953B1 (en) * 2014-03-19 2017-09-15 St Microelectronics Crolles 2 Sas INTEGRATED CIRCUIT CHIP MOUNTED ON AN INTERPOSER
US9431335B2 (en) * 2014-10-24 2016-08-30 Dyi-chung Hu Molding compound supported RDL for IC package
US9754849B2 (en) * 2014-12-23 2017-09-05 Intel Corporation Organic-inorganic hybrid structure for integrated circuit packages
CN105990288B (en) * 2015-01-30 2019-03-12 日月光半导体制造股份有限公司 Semiconductor substrate and method for manufacturing the same
US9786623B2 (en) 2015-03-17 2017-10-10 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming PoP semiconductor device with RDL over top package
US9602804B2 (en) * 2015-03-26 2017-03-21 Intel Corporation Methods of forming integrated package structures with low Z height 3D camera
US9601472B2 (en) * 2015-04-24 2017-03-21 Qualcomm Incorporated Package on package (POP) device comprising solder connections between integrated circuit device packages
US10199337B2 (en) * 2015-05-11 2019-02-05 Samsung Electro-Mechanics Co., Ltd. Electronic component package and method of manufacturing the same
US9984979B2 (en) 2015-05-11 2018-05-29 Samsung Electro-Mechanics Co., Ltd. Fan-out semiconductor package and method of manufacturing the same
US9837484B2 (en) 2015-05-27 2017-12-05 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming substrate including embedded component with symmetrical structure
US11018025B2 (en) 2015-07-31 2021-05-25 Taiwan Semiconductor Manufacturing Company, Ltd. Redistribution lines having stacking vias
US10796835B2 (en) * 2015-08-24 2020-10-06 Qorvo Us, Inc. Stacked laminate inductors for high module volume utilization and performance-cost-size-processing-time tradeoff
US20170081178A1 (en) * 2015-09-22 2017-03-23 Freescale Semiconductor, Inc. Semiconductor device package with seal structure
US9646853B1 (en) * 2015-10-15 2017-05-09 Freescale Semiconductor, Inc. IC device having patterned, non-conductive substrate
KR101933408B1 (en) 2015-11-10 2018-12-28 삼성전기 주식회사 Electronic component package and electronic device comprising the same
US9711458B2 (en) 2015-11-13 2017-07-18 Taiwan Semiconductor Manufacturing Company, Ltd. Structure and formation method for chip package
KR101681028B1 (en) * 2015-11-17 2016-12-01 주식회사 네패스 Semiconductor package and method of manufacturing the same
KR20170067426A (en) * 2015-12-08 2017-06-16 앰코 테크놀로지 코리아 주식회사 Method for fabricating semiconductor package and semiconductor package using the same
US10165682B2 (en) * 2015-12-28 2018-12-25 Taiwan Semiconductor Manufacturing Company, Ltd. Opening in the pad for bonding integrated passive device in InFO package
US9984998B2 (en) * 2016-01-06 2018-05-29 Taiwan Semiconductor Manufacturing Company, Ltd. Devices employing thermal and mechanical enhanced layers and methods of forming same
KR102015335B1 (en) 2016-03-15 2019-08-28 삼성전자주식회사 Electronic component package and manufacturing method for the same
KR101799668B1 (en) * 2016-04-07 2017-11-20 앰코 테크놀로지 코리아 주식회사 Semiconductor package and manufacturing method thereof
US9659911B1 (en) * 2016-04-20 2017-05-23 Powertech Technology Inc. Package structure and manufacturing method thereof
US10600748B2 (en) * 2016-06-20 2020-03-24 Samsung Electronics Co., Ltd. Fan-out semiconductor package
US20170365567A1 (en) * 2016-06-20 2017-12-21 Samsung Electro-Mechanics Co., Ltd. Fan-out semiconductor package
KR101952863B1 (en) * 2016-06-21 2019-02-28 삼성전기주식회사 Fan-out semiconductor package
US9935068B2 (en) 2016-06-21 2018-04-03 Samsung Electro-Mechanics Co., Ltd. Fan-out semiconductor package
KR101994752B1 (en) * 2016-07-26 2019-07-01 삼성전기주식회사 Fan-out semiconductor package
US9853003B1 (en) * 2016-07-26 2017-12-26 Samsung Electro-Mechanics Co., Ltd. Fan-out semiconductor package
KR102016491B1 (en) * 2016-10-10 2019-09-02 삼성전기주식회사 Fan-out semiconductor package
US10600679B2 (en) 2016-11-17 2020-03-24 Samsung Electronics Co., Ltd. Fan-out semiconductor package
KR101872619B1 (en) * 2016-11-17 2018-06-28 삼성전기주식회사 Fan-out semiconductor package
US10381300B2 (en) * 2016-11-28 2019-08-13 Advanced Semiconductor Engineering, Inc. Semiconductor device package including filling mold via
US11139238B2 (en) 2016-12-07 2021-10-05 Qorvo Us, Inc. High Q factor inductor structure
KR101983186B1 (en) * 2016-12-16 2019-05-28 삼성전기주식회사 Fan-out semiconductor package
US10784220B2 (en) 2017-03-30 2020-09-22 Taiwan Semiconductor Manufacturing Co., Ltd. Plurality of semiconductor devices encapsulated by a molding material attached to a redistribution layer
TWI614844B (en) * 2017-03-31 2018-02-11 Siliconware Precision Industries Co., Ltd. Package stack structure and its preparation method
US10510709B2 (en) * 2017-04-20 2019-12-17 Taiwan Semiconductor Manufacturing Co., Ltd. Semicondcutor package and manufacturing method thereof
US20180315672A1 (en) * 2017-04-26 2018-11-01 Qualcomm Incorporated Sacrificial test pads for inline test access
US10867924B2 (en) * 2017-07-06 2020-12-15 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor package with redistribution structure and pre-made substrate on opposing sides for dual-side metal routing
US10157864B1 (en) * 2017-07-27 2018-12-18 Taiwan Semiconductor Manufacturing Co., Ltd. Package structure and method of forming the same
US10541153B2 (en) 2017-08-03 2020-01-21 General Electric Company Electronics package with integrated interconnect structure and method of manufacturing thereof
US10804115B2 (en) * 2017-08-03 2020-10-13 General Electric Company Electronics package with integrated interconnect structure and method of manufacturing thereof
US10541209B2 (en) 2017-08-03 2020-01-21 General Electric Company Electronics package including integrated electromagnetic interference shield and method of manufacturing thereof
US11024569B2 (en) * 2017-08-09 2021-06-01 Advanced Semiconducor Engineering, Inc. Semiconductor package device and method of manufacturing the same
US10157870B1 (en) * 2017-09-26 2018-12-18 Taiwan Semiconductor Manufacturing Co., Ltd. Integrated fan-out package and method of fabricating the same
US10886263B2 (en) * 2017-09-29 2021-01-05 Advanced Semiconductor Engineering, Inc. Stacked semiconductor package assemblies including double sided redistribution layers
TWI626460B (en) 2017-10-25 2018-06-11 Industrial Technology Research Institute Bump yield prediction and reconfiguration method and computer readable storage medium
KR101963292B1 (en) 2017-10-31 2019-03-28 삼성전기주식회사 Fan-out semiconductor package
KR102019355B1 (en) 2017-11-01 2019-09-09 삼성전자주식회사 Semiconductor package
US20190164948A1 (en) * 2017-11-27 2019-05-30 Powertech Technology Inc. Package structure and manufacturing method thereof
US10163693B1 (en) * 2017-12-21 2018-12-25 Micron Technology, Inc. Methods for processing semiconductor dice and fabricating assemblies incorporating same
US10665522B2 (en) * 2017-12-22 2020-05-26 Intel IP Corporation Package including an integrated routing layer and a molded routing layer
US10468339B2 (en) * 2018-01-19 2019-11-05 Taiwan Semiconductor Manufacturing Company, Ltd. Heterogeneous fan-out structure and method of manufacture
JP7046639B2 (en) * 2018-02-21 2022-04-04 新光電気工業株式会社 Wiring board and its manufacturing method
KR102086364B1 (en) * 2018-03-05 2020-03-09 삼성전자주식회사 Semiconductor package
KR102071457B1 (en) * 2018-03-13 2020-01-30 삼성전자주식회사 Fan-out semiconductor package
US10573573B2 (en) * 2018-03-20 2020-02-25 Taiwan Semiconductor Manufacturing Co., Ltd. Package and package-on-package structure having elliptical conductive columns
US10510595B2 (en) 2018-04-30 2019-12-17 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated fan-out packages and methods of forming the same
US11075151B2 (en) * 2018-06-29 2021-07-27 Taiwan Semiconductor Manufacturing Company, Ltd. Fan-out package with controllable standoff
CN110797293A (en) * 2018-08-01 2020-02-14 矽品精密工业股份有限公司 Package stack structure and its manufacturing method and package structure
KR102551034B1 (en) 2018-09-07 2023-07-05 삼성전자주식회사 Semiconductor package and method of fabricating the same
US10790162B2 (en) 2018-09-27 2020-09-29 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated circuit package and method
DE102019117844A1 (en) 2018-09-27 2020-04-02 Taiwan Semiconductor Manufacturing Co., Ltd. INTEGRATED CIRCUIT PACKAGE AND METHOD
KR20200051215A (en) * 2018-11-05 2020-05-13 삼성전기주식회사 Printed circuit board and package structure having the same
KR102530319B1 (en) 2018-12-07 2023-05-09 삼성전자주식회사 Semiconductor devices having a conductive pillar and methods of manufacturing the same
US11342256B2 (en) 2019-01-24 2022-05-24 Applied Materials, Inc. Method of fine redistribution interconnect formation for advanced packaging applications
US11081369B2 (en) * 2019-02-25 2021-08-03 Taiwan Semiconductor Manufacturing Company, Ltd. Package structure and manufacturing method thereof
IT201900006736A1 (en) 2019-05-10 2020-11-10 Applied Materials Inc PACKAGE MANUFACTURING PROCEDURES
IT201900006740A1 (en) * 2019-05-10 2020-11-10 Applied Materials Inc SUBSTRATE STRUCTURING PROCEDURES
US10998231B2 (en) * 2019-06-13 2021-05-04 Nxp Usa, Inc. Method for increasing semiconductor device wafer strength
US11931855B2 (en) 2019-06-17 2024-03-19 Applied Materials, Inc. Planarization methods for packaging substrates
US11387373B2 (en) * 2019-07-29 2022-07-12 Nxp Usa, Inc. Low drain-source on resistance semiconductor component and method of fabrication
TWI707410B (en) * 2019-08-07 2020-10-11 久元電子股份有限公司 Chip package module with heat dissipation and manufacturing method thereof
US11682600B2 (en) * 2019-08-07 2023-06-20 At&S Austria Technologie & Systemtechnik Aktiengesellschaft Protection layer for panel handling systems
US11862546B2 (en) 2019-11-27 2024-01-02 Applied Materials, Inc. Package core assembly and fabrication methods
DE102019219238A1 (en) * 2019-12-10 2021-06-10 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Multi-layer 3D film package
CN113013130A (en) 2019-12-20 2021-06-22 奥特斯科技(重庆)有限公司 Component carrier with dual dielectric layers and method for manufacturing the same
KR102759371B1 (en) * 2020-02-18 2025-01-24 삼성전자주식회사 Semiconductor package-and-package on package having the same
US11257790B2 (en) 2020-03-10 2022-02-22 Applied Materials, Inc. High connectivity device stacking
KR102801214B1 (en) 2020-03-12 2025-04-29 삼성전자주식회사 Semiconductor package
KR102849154B1 (en) 2020-04-10 2025-08-21 삼성전자주식회사 Semiconductor package
US11454884B2 (en) 2020-04-15 2022-09-27 Applied Materials, Inc. Fluoropolymer stamp fabrication method
US11400545B2 (en) 2020-05-11 2022-08-02 Applied Materials, Inc. Laser ablation for package fabrication
US11232951B1 (en) 2020-07-14 2022-01-25 Applied Materials, Inc. Method and apparatus for laser drilling blind vias
US11676832B2 (en) 2020-07-24 2023-06-13 Applied Materials, Inc. Laser ablation system for package fabrication
US11521937B2 (en) 2020-11-16 2022-12-06 Applied Materials, Inc. Package structures with built-in EMI shielding
US11404318B2 (en) 2020-11-20 2022-08-02 Applied Materials, Inc. Methods of forming through-silicon vias in substrates for advanced packaging
JP7516230B2 (en) * 2020-12-03 2024-07-16 新光電気工業株式会社 Semiconductor device and method for manufacturing the same
KR102902631B1 (en) * 2021-01-29 2025-12-22 삼성전자주식회사 Semiconductor package including a post
US11854927B2 (en) 2021-03-24 2023-12-26 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor package and method of forming same
KR20220140090A (en) * 2021-04-08 2022-10-18 삼성전자주식회사 Semiconductor package
US11705365B2 (en) 2021-05-18 2023-07-18 Applied Materials, Inc. Methods of micro-via formation for advanced packaging
JP7590931B2 (en) * 2021-06-16 2024-11-27 ルネサスエレクトロニクス株式会社 Semiconductor Device
US12009226B2 (en) * 2021-08-27 2024-06-11 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor device and method of forming same
US12183684B2 (en) 2021-10-26 2024-12-31 Applied Materials, Inc. Semiconductor device packaging methods
US12243842B2 (en) * 2021-12-08 2025-03-04 Nxp Usa, Inc. Semiconductor device with open cavity and method therefor
US12288766B2 (en) * 2022-02-23 2025-04-29 Nxp Usa, Inc. Semiconductor device with open cavity and method therefor
US11973051B2 (en) 2022-05-31 2024-04-30 Deca Technologies Usa, Inc. Molded direct contact interconnect structure without capture pads and method for the same
US20230395443A1 (en) * 2022-06-06 2023-12-07 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor package and methods of manufacturing
US20240107781A1 (en) * 2022-09-27 2024-03-28 Taiwan Semiconductor Manufacturing Co., Ltd. Optical Device and Method of Manufacture
US12469791B2 (en) * 2022-09-28 2025-11-11 STATS ChipPAC Pte. Ltd. Semiconductor device and method of stacking hybrid substrates with embedded electric components
US12500197B2 (en) * 2022-12-23 2025-12-16 Deca Technologies Usa, Inc. Encapsulant-defined land grid array (LGA) package and method for making the same
US12424450B2 (en) 2023-11-22 2025-09-23 Deca Technologies Usa, Inc. Embedded component interposer or substrate comprising displacement compensation traces (DCTs) and method of making the same
US12500198B2 (en) 2024-03-01 2025-12-16 Deca Technologies Usa, Inc. Quad flat no-lead (QFN) package with tie bars and direct contact interconnect build-up structure and method for making the same
CN118646433B (en) * 2024-06-13 2025-09-26 中国电子科技集团公司第二十九研究所 An ultra-thin, low-profile active phased array RF transceiver front end

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001077301A (en) * 1999-08-24 2001-03-23 Amkor Technology Korea Inc Semiconductor package and manufacturing method thereof
SG108245A1 (en) * 2001-03-30 2005-01-28 Micron Technology Inc Ball grid array interposer, packages and methods
US6790710B2 (en) * 2002-01-31 2004-09-14 Asat Limited Method of manufacturing an integrated circuit package
US6906415B2 (en) * 2002-06-27 2005-06-14 Micron Technology, Inc. Semiconductor device assemblies and packages including multiple semiconductor devices and methods
KR100792352B1 (en) * 2006-07-06 2008-01-08 삼성전기주식회사 Bottom substrate of package on package and manufacturing method thereof
KR100849210B1 (en) * 2006-12-22 2008-07-31 삼성전자주식회사 Stacked semiconductor package formed with plug-and-socket wire connections
KR100811034B1 (en) * 2007-04-30 2008-03-06 삼성전기주식회사 Manufacturing Method of Printed Circuit Board with Electronic Device
KR101194842B1 (en) * 2007-09-06 2012-10-25 삼성전자주식회사 An semiconductor package embedded Print circuit board
JP5395360B2 (en) * 2008-02-25 2014-01-22 新光電気工業株式会社 Manufacturing method of electronic component built-in substrate
US8093704B2 (en) * 2008-06-03 2012-01-10 Intel Corporation Package on package using a bump-less build up layer (BBUL) package
US8258019B2 (en) * 2008-06-30 2012-09-04 Intel Corporation Flip chip assembly process for ultra thin substrate and package on package assembly
TWI473553B (en) * 2008-07-03 2015-02-11 日月光半導體製造股份有限公司 Chip package structure
US7838337B2 (en) * 2008-12-01 2010-11-23 Stats Chippac, Ltd. Semiconductor device and method of forming an interposer package with through silicon vias
US20110024899A1 (en) * 2009-07-28 2011-02-03 Kenji Masumoto Substrate structure for cavity package
US8884422B2 (en) 2009-12-31 2014-11-11 Stmicroelectronics Pte Ltd. Flip-chip fan-out wafer level package for package-on-package applications, and method of manufacture
US8320134B2 (en) 2010-02-05 2012-11-27 Advanced Semiconductor Engineering, Inc. Embedded component substrate and manufacturing methods thereof
US8624374B2 (en) 2010-04-02 2014-01-07 Advanced Semiconductor Engineering, Inc. Semiconductor device packages with fan-out and with connecting elements for stacking and manufacturing methods thereof
US8304878B2 (en) * 2010-05-17 2012-11-06 Advanced Semiconductor Engineering, Inc. Embedded component substrate, semiconductor package structure using the same and fabrication methods thereof
US20120126399A1 (en) * 2010-11-22 2012-05-24 Bridge Semiconductor Corporation Thermally enhanced semiconductor assembly with bump/base/flange heat spreader and build-up circuitry
US8848380B2 (en) * 2011-06-30 2014-09-30 Intel Corporation Bumpless build-up layer package warpage reduction

Also Published As

Publication number Publication date
CN104253105B (en) 2017-05-17
TW201501223A (en) 2015-01-01
CN104253105A (en) 2014-12-31
TWI541915B (en) 2016-07-11
US8980691B2 (en) 2015-03-17
US20150001708A1 (en) 2015-01-01

Similar Documents

Publication Publication Date Title
SG10201403206VA (en) Semiconductor device and method of forming low profile 3d fan-out package
WO2016209668A3 (en) Structures and methods for reliable packages
SG10201900070UA (en) Semiconductor device and method of forming double-sidedfan-out wafer level package
SG10201403211QA (en) Semiconductor device and method of stacking semiconductordie on a fan-out wlcsp
EP3125283A3 (en) Semiconductor device and method of forming a reduced thickness semiconductor package
SG169266A1 (en) Semiconductor device and method of dualmolding die formed on opposite sides of build-up interconnect structure
SG169931A1 (en) Semiconductor device and method of forming open cavity in tsv interposer to contain semiconductor die in wlcsmp
GB2548070A (en) Stacked semiconductor device package with improved interconnect bandwidth
WO2014112954A8 (en) Substrate for semiconductor packaging and method of forming same
GB201020062D0 (en) Multi-chip package
SG168468A1 (en) Semiconductor device and method of forming cavity in build-up interconnect structure for short signal path between die
WO2015123426A3 (en) Integrated device comprising stacked dies on redistribution layers
SG10201809052TA (en) Semiconductor device and method offorming flipchip interconnect structure
SG169268A1 (en) Semiconductor device and method of forming dual-active sided semiconductor die in fan-out wafer level chip scale package
SG165232A1 (en) Semiconductor device and method of forming three-dimensional vertically oriented integrated capacitors
EP4163956A3 (en) Integrated circuit package having wire-bonded multi-die stack
GB2523500A (en) Landing structure for through-silicon via
MY184096A (en) Method and apparatus for forming backside die planar devices and saw filter
TW201612964A (en) Semiconductor device and semiconductor device manufacturing method
SG168467A1 (en) Semiconductor device and method of mounting die with tsv in cavity of substrate for electrical interconnect of fi-pop
SG10201907031QA (en) Microelectronic devices with through-substrate interconnects and associated methods of manufacturing
SG171522A1 (en) Semiconductor device and method of forming compliant stress relief buffer around large array wlcsp
SG165231A1 (en) Semiconductor die and method of forming noise absorbing regions between thvs in peripheral region of the die
TW201612927A (en) Circuit protection device and method of manufacturing same
EP2779237A3 (en) A chip arrangement and a method for manufacturing a chip arrangement