CN117170921A - Equipment correctable error handling methods, devices, computer equipment and storage media - Google Patents

Equipment correctable error handling methods, devices, computer equipment and storage media Download PDF

Info

Publication number
CN117170921A
CN117170921A CN202311113390.9A CN202311113390A CN117170921A CN 117170921 A CN117170921 A CN 117170921A CN 202311113390 A CN202311113390 A CN 202311113390A CN 117170921 A CN117170921 A CN 117170921A
Authority
CN
China
Prior art keywords
target
error
time
equipment
instruction
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202311113390.9A
Other languages
Chinese (zh)
Inventor
唐建亮
董雪英
陈鹏
芦飞
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Suzhou Inspur Intelligent Technology Co Ltd
Original Assignee
Suzhou Inspur Intelligent Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Suzhou Inspur Intelligent Technology Co Ltd filed Critical Suzhou Inspur Intelligent Technology Co Ltd
Priority to CN202311113390.9A priority Critical patent/CN117170921A/en
Publication of CN117170921A publication Critical patent/CN117170921A/en
Pending legal-status Critical Current

Links

Landscapes

  • Debugging And Monitoring (AREA)

Abstract

本公开涉及服务器技术领域,公开了设备可纠正错误处理方法、装置、计算机设备及存储介质,该方法包括:在确定目标设备触发错误指令时的错误类型为目标类型的情况下,获取目标设备的目标参数;根据目标参数确定目标设备是否为首次触发错误指令;在目标设备不是首次触发错误指令的情况下,获取目标设备已有的在触发错误指令后对应的目标类型历史个数、全局目标类型历史个数、以及每次触发错误指令时的所有时间点;根据目标类型历史个数、全局目标类型历史个数、以及每次触发错误指令时的所有时间点,对目标设备执行错误屏蔽操作。本公开没有简单的把设备可纠正错误给屏蔽掉,而是对其进行逐渐抑制,提升了目标设备作业的流畅度和运行的效率。

The present disclosure relates to the field of server technology and discloses a device correctable error processing method, a device, a computer device and a storage medium. The method includes: when it is determined that the error type when the target device triggers an error instruction is the target type, obtaining the target device's Target parameters; determine whether the target device triggers the error command for the first time based on the target parameters; if the target device does not trigger the error command for the first time, obtain the target device's existing historical number of target types and global target types that correspond to the error command after triggering the error command. The historical number, and all time points when an error instruction is triggered; perform error shielding operations on the target device based on the historical number of target types, the historical number of global target types, and all time points when an error instruction is triggered. This disclosure does not simply block out the correctable errors of the equipment, but gradually suppresses them, thereby improving the smoothness of the operation of the target equipment and the efficiency of its operation.

Description

Device correctable error processing method and device, computer device and storage medium
Technical Field
The disclosure relates to the technical field of servers, and in particular relates to a device correctable error processing method, a device, computer equipment and a storage medium.
Background
BIOS (Basic Input and Output System, basic input output system), which is a set of programs solidified on a ROM chip on the motherboard in the computer, stores the most important power-on self-test, hardware initialization program and service program of the bottom layer of the system. Some of the fault diagnosis code of the BIOS can be run after the system enters SMI (System Management Interrupt ). CE (Correctable Error, correctable errors) is largely divided into memory CE and PCIE (Peripheral Component Interconnect Express) CE.
Since the existing servers basically run continuously for 24 hours, some CEs are normal, but when excessive CE errors occur, the normal operation of the service is easily affected by continuously entering into the SMI interrupt. Meanwhile, the number of the BMC records the SEL (System Event Log) Log is limited, and when a certain number is reached, the previously recorded entries are emptied. It is therefore important to suppress the case of PCIE CE storms.
In the related art, when a large number of PCIE CEs report, all PCIE CEs report information is usually directly shielded, and this processing manner is too coarse, so that normal operation of the server cannot be guaranteed, and operation smoothness and operation efficiency of PCIE devices are affected.
Disclosure of Invention
In view of this, the disclosure provides a method, a device, a computer device and a storage medium for processing a correctable error of a device, so as to solve the problem that when a related technology reports a large number of PCIE CEs, the processing mode is too coarse, normal operation of a server cannot be guaranteed, and smoothness and operation efficiency of operation of PCIE devices are affected.
In a first aspect, the present disclosure provides a device-correctable error handling method, the method comprising:
under the condition that the error type when the target equipment triggers the error instruction is determined to be the target type, acquiring target parameters of the target equipment;
determining whether the target equipment triggers an error instruction for the first time according to the target parameters;
under the condition that the target equipment does not trigger the error instruction for the first time, acquiring the existing target type historical number, the global target type historical number and all time points of each time of triggering the error instruction, which correspond to the target equipment after triggering the error instruction;
and executing error shielding operation on the target equipment according to the historical number of the target types, the historical number of the global target types and all time points when the error instruction is triggered each time.
In the embodiment of the disclosure, when the error type of the target equipment error instruction is determined to be the target type, whether the target equipment is the first error triggering instruction is determined according to the target parameter of the target equipment, when the target equipment is not the first error triggering instruction, the processing mode of the correctable error is determined according to some historical data of the target equipment after the error triggering instruction, so that compared with the scheme of directly shielding all equipment correctable error reporting in the related art, the processing is finer, the equipment correctable error is not simply shielded, but is gradually restrained, the processing mode is perceived by operation staff, log information provided when the server really has the problem is not missed, positioning problem is not influenced, the operation of the server, particularly the efficient operation of the AI server is ensured, the operation fluency of the target equipment is improved, and the operation efficiency of the target equipment is improved.
In an alternative embodiment, performing an error masking operation on the target device according to the target type history number, the global target type history number, and all time points when the error instruction is triggered each time, includes:
increasing the historical number of the global target types by a first preset value to obtain the updated number of the global target types;
comparing the updated global target type number with a preset global number;
under the condition that the number of the updated global target types is smaller than the preset global number, acquiring a current time point when the target equipment triggers an error instruction currently and reference time points, which are smaller than a preset threshold value, from all the time points;
comparing the time difference between the current time point and the reference time point with a preset time window;
under the condition that the time difference is smaller than a preset time window, increasing the historical number of the target types by a second preset value to obtain the updated number of the target types;
comparing the updated target type number with a preset correctable number;
and under the condition that the number of the updated target types is greater than or equal to the preset correctable number, performing error shielding operation on the target equipment.
In the embodiment of the disclosure, the necessity of CE error shielding is ensured, the efficient operation of a server is ensured, the operation efficiency of target equipment is improved, and the method is suitable for application scenes of fault diagnosis by comparing the number of updated global target types with the preset global number, comparing the time difference between the current time point and the reference time point with the preset time window and comparing the number of updated target types with the preset correctable number. Meanwhile, the code has strong expandability, can adapt to different server platforms, has certain market value, is easy to technically improve, and has good popularization value.
In an alternative embodiment, before determining that the error type when the target device triggers the error instruction is the target type, the method further includes:
acquiring an error instruction triggered by equipment;
acquiring an equipment identifier of equipment;
and determining the error type of the characterization of the error instruction according to the equipment identification under the condition that the equipment is determined to be the target equipment.
In the embodiment of the disclosure, whether the device triggering the error instruction is the target device is determined according to the device identifier of the device, the memory is applied when a new target device reports a CE error, and the memory is not applied when no CE error exists, so that unnecessary memory application waste is avoided.
In an alternative embodiment, determining whether the target device is a first trigger error command according to the target parameter includes:
acquiring a preset linked list, wherein reference parameters of a plurality of reference devices are stored in the preset linked list, and the target device is any one of the plurality of reference devices;
matching the target parameter with the reference parameter;
and under the condition that the matching is successful, determining that the target equipment is the first trigger error instruction, otherwise, determining that the target equipment is not the first trigger error instruction.
In the embodiment of the disclosure, the judgment of whether the target device triggers the error command for the first time is realized according to the preset linked list, whether CE processing is not performed or the CE is shielded is determined according to the judgment result, effective suppression of PCIE CE storm is realized, and normal operation of the server is ensured.
In an alternative embodiment, obtaining the number of the target types histories, the number of the global target types histories and all time points when the error instruction is triggered each time, wherein the number of the target types histories, the number of the global target types histories and all time points correspond to each time when the error instruction is triggered are included:
and acquiring the existing target type historical number, the global target type historical number and all time points of the target equipment from a preset linked list.
In an alternative embodiment, performing an error masking operation on a target device includes:
acquiring a target position corresponding to a mask in a configuration register of target equipment;
the mask value at the target location is changed to the target value using the configuration command.
In the embodiment of the disclosure, the CE error shielding of the target equipment is further realized by setting the mask value of the target position corresponding to the mask in the configuration register, so that the operation fluency of the target equipment is improved, and the operation efficiency of the target equipment is improved.
In an alternative embodiment, after comparing the time difference between the current time point and the reference time point with the preset time window, the method further comprises:
and under the condition that the time difference is larger than a preset time window, calling a timing function, and updating the current time point when the target equipment currently triggers the error instruction to the time storage node.
In a second aspect, the present disclosure provides a device-correctable error handling apparatus, the apparatus comprising:
the first acquisition module is used for acquiring target parameters of the target equipment under the condition that the error type when the target equipment triggers the error instruction is determined to be the target type;
the first determining module is used for determining whether the target equipment triggers an error instruction for the first time according to the target parameter;
the second acquisition module is used for acquiring the historical number of the target types, the historical number of the global target types and all time points when the error instruction is triggered each time, which correspond to the target equipment after the error instruction is triggered, under the condition that the target equipment is not the first error instruction triggering;
and the execution operation module is used for executing error shielding operation on the target equipment according to the target type historical number, the global target type historical number and all time points when the error instruction is triggered each time.
In a third aspect, the present disclosure provides a computer device comprising: the device comprises a memory and a processor, wherein the memory and the processor are in communication connection, the memory stores computer instructions, and the processor executes the computer instructions, so that the device of the first aspect or any implementation mode corresponding to the first aspect can correct the error processing method.
In a fourth aspect, the present disclosure provides a computer-readable storage medium having stored thereon computer instructions for causing a computer to perform the apparatus-correctable error processing method of the first aspect or any of its corresponding embodiments.
Drawings
In order to more clearly illustrate the embodiments of the present disclosure or the prior art, the drawings that are required in the detailed description or the prior art will be briefly described, it will be apparent that the drawings in the following description are some embodiments of the present disclosure, and other drawings may be obtained according to the drawings without inventive effort for a person of ordinary skill in the art.
FIG. 1 is a flow diagram of a device-correctable error handling method according to an embodiment of the present disclosure;
FIG. 2 is an overall flow diagram of a device-correctable error handling method according to an embodiment of the present disclosure;
FIG. 3 is a hardware architecture schematic of device correctable error handling according to an embodiment of the present disclosure;
FIG. 4 is a block diagram of a device correctable error handling apparatus according to an embodiment of the present disclosure;
fig. 5 is a schematic diagram of a hardware structure of a computer device according to an embodiment of the present disclosure.
Detailed Description
For the purposes of making the objects, technical solutions and advantages of the embodiments of the present disclosure more apparent, the technical solutions of the embodiments of the present disclosure will be clearly and completely described below with reference to the accompanying drawings in the embodiments of the present disclosure, and it is apparent that the described embodiments are some embodiments of the present disclosure, but not all embodiments. Based on the embodiments in this disclosure, all other embodiments that a person skilled in the art would obtain without making any inventive effort are within the scope of protection of this disclosure.
Since the existing servers basically run continuously for 24 hours, some CEs are normal, but when excessive CE errors occur, the normal operation of the service is easily affected by continuously entering into the SMI interrupt. It is therefore important to suppress the case of PCIE CE storms.
In the related art, when a large number of PCIE CEs report, all PCIE CEs report information is usually directly shielded, and this processing manner is too coarse, so that normal operation of the server cannot be guaranteed, and operation smoothness and operation efficiency of PCIE devices are affected.
In order to solve the above-described problems, according to an embodiment of the present disclosure, there is provided an apparatus-correctable error processing method embodiment, it being noted that the steps shown in the flowchart of the drawings may be performed in a computer system such as a set of computer-executable instructions, and that although a logical order is shown in the flowchart, in some cases the steps shown or described may be performed in an order different from that herein.
In this embodiment, a method for processing a device-correctable error is provided, fig. 1 is a flowchart of a method for processing a device-correctable error according to an embodiment of the present disclosure, and as shown in fig. 1, the method may be applied to a server side, and the method includes the following steps:
in step S101, in the case that the error type when the target device triggers the error instruction is determined to be the target type, the target parameter of the target device is acquired.
Optionally, in the embodiment of the present disclosure, a PCIE device error trigger SMI is used as a description of an application scenario deployment device correctable error (i.e., CE) process.
Further, when it is determined that the error type corresponding to the error command triggered by the error command is the target error type (i.e., CE correctable error type), the target parameter of the target device is obtained, where the target parameter may be a bus, a device ID, a function, and the like of the target device.
Step S102, determining whether the target device is a first trigger error command according to the target parameter.
Optionally, after some target parameters of the target device are acquired, it may be determined whether the target device triggers the error instruction for the first time according to the target parameters. For example, whether the target device triggers the error command for the first time is determined according to the parameter self-mark of the target parameter, or whether the target device triggers the error command for the first time is determined according to comparison between the target parameter and some historical parameters of the target device.
Step S103, under the condition that the target device does not trigger the error command for the first time, the historical number of the target types, the historical number of the global target types and all time points when the error command is triggered each time are obtained, wherein the historical number of the target types and the historical number of the global target types correspond to each other after the error command is triggered.
Optionally, if the target device does not trigger the error command for the first time, some historical data generated after the error command is triggered by the target device is stored, for example, the historical number of target types, the historical number of global target types, and all time points when the error command is triggered each time, and only the historical number of target types, the historical number of global target types, and all time points when the error command is triggered each time need to be obtained.
If the target device is the first trigger error instruction, the number of target types is set to 1, the number of global target types is set to 1, and the time point when the trigger error instruction occurs is recorded. The server system exits without any processing.
Step S104, performing error shielding operation on the target equipment according to the target type historical number, the global target type historical number and all time points when the error instruction is triggered each time.
Optionally, in the embodiment of the present disclosure, according to the number of target types history of the target device, the number of global target types history, and all time points when the error instruction is triggered each time, a processing operation on the target device when the correctable error occurs, that is, performing an error masking operation on the target device may be obtained.
In the embodiment of the disclosure, when the error type of the target equipment error instruction is determined to be the target type, whether the target equipment is the first error triggering instruction is determined according to the target parameter of the target equipment, when the target equipment is not the first error triggering instruction, the processing mode of the correctable error is determined according to some historical data of the target equipment after the error triggering instruction, so that compared with the scheme of directly shielding all equipment correctable error reporting in the related art, the processing is finer, the equipment correctable error is not simply shielded, but is gradually restrained, the processing mode is perceived by operation staff, log information provided when the server really has the problem is not missed, positioning problem is not influenced, the operation of the server, particularly the efficient operation of the AI server is ensured, the operation fluency of the target equipment is improved, and the operation efficiency of the target equipment is improved.
In some alternative embodiments, performing an error masking operation on the target device according to the target type history number, the global target type history number, and all points in time each time an error instruction is triggered, includes:
increasing the historical number of the global target types by a first preset value to obtain the updated number of the global target types;
comparing the updated global target type number with a preset global number;
under the condition that the number of the updated global target types is smaller than the preset global number, acquiring a current time point when the target equipment triggers an error instruction currently and reference time points, which are smaller than a preset threshold value, from all the time points;
comparing the time difference between the current time point and the reference time point with a preset time window;
under the condition that the time difference is smaller than or equal to a preset time window, increasing the historical number of the target types by a second preset value to obtain the updated number of the target types;
comparing the updated target type number with a preset correctable number;
and under the condition that the number of the updated target types is greater than or equal to the preset correctable number, performing error shielding operation on the target equipment.
Optionally, when the target device is not the first error trigger instruction, a first preset value is added to the historical number of global target types of the target device, for example, the first preset value is 1, so as to obtain the updated number of global target types. It will be appreciated that the global target type history number is set to 1 at initialization, and then gradually increased by 1 according to the number of target device trigger error instructions.
Comparing the updated global target type number with a preset global number (such as 6000), and if the updated global target type number is greater than or equal to the preset global number, directly performing error shielding operation on the target equipment to shield CE errors of the target equipment.
If the number of the updated global target types is smaller than the preset global number, a current time point when the target device triggers the error instruction currently and a reference time point when the target device triggers the error instruction last time are obtained, then a time difference between the current time point and the reference time point is obtained, and the time difference is compared with a preset time window (such as 24 hours) in value.
In the embodiment of the disclosure, in order to obtain the reference time point when the target device last triggers the error command, the server selects, as the reference time point, a time point which is less than a preset threshold (for example, 1 hour) from the current time point among all the time points.
When the time difference is larger than a preset time window, the frequency of the CE error is not high, and shielding processing of the CE error can be omitted, and at the moment, a timing function is called to update the current time point of the target equipment when the error command is triggered to the time storage node. The time storage node may be stored within a preset linked list, wherein the description of the preset linked list will be explained in the following embodiments.
When the time difference is smaller than or equal to the preset time window, the number of the target types is increased by a second preset value (for example, the second preset value is 1, 2, etc.), so as to obtain the updated number of the target types, and it can be understood that the number of the target types is set to be 1 during initialization. Then gradually adding 1 according to the number of the target device triggering error instructions. And then comparing the updated number of the target types with a preset correctable number (such as 1000), and executing error shielding operation on the target equipment under the condition that the updated number of the target types is greater than or equal to the preset correctable number, so as to shield CE errors of the target equipment, otherwise, exiting the server system.
In the embodiment of the disclosure, the necessity of CE error shielding is ensured, the efficient operation of a server is ensured, the operation efficiency of target equipment is improved, and the method is suitable for application scenes of fault diagnosis by comparing the number of updated global target types with the preset global number, comparing the time difference between the current time point and the reference time point with the preset time window and comparing the number of updated target types with the preset correctable number. Meanwhile, the code has strong expandability, can adapt to different server platforms, has certain market value, is easy to technically improve, and has good popularization value.
In some alternative embodiments, before determining that the type of error at the time the target device triggered the error instruction is the target type, the method further comprises:
acquiring an error instruction triggered by equipment;
acquiring an equipment identifier of equipment;
and determining the error type of the characterization of the error instruction according to the equipment identification under the condition that the equipment is determined to be the target equipment.
Optionally, since there are multiple types of devices when the error command is triggered, in the implementation of the present disclosure, the case that the error trigger occurred in the operation process of the PCIE device causes an SMI is mainly targeted.
After the server acquires the device triggering error command, the server acquires the device identifier of the device, determines whether the current device is the target device (namely PCIE device) according to the device identifier, and enters an error type judging process after determining that the device is the target device, and at this time, whether the error type is the target type or not can be judged according to the error type characterized by the error command, namely PCIE CE type.
In the embodiment of the disclosure, whether the device triggering the error instruction is the target device is determined according to the device identifier of the device, the memory is applied when a new target device reports a CE error, and the memory is not applied when no CE error exists, so that unnecessary memory application waste is avoided.
In some alternative embodiments, determining whether the target device is the first trigger error command based on the target parameter includes:
acquiring a preset linked list, wherein reference parameters of a plurality of reference devices are stored in the preset linked list, and the target device is any one of the plurality of reference devices;
matching the target parameter with the reference parameter;
and under the condition that the matching is successful, determining that the target equipment is the first trigger error instruction, otherwise, determining that the target equipment is not the first trigger error instruction.
Optionally, in the embodiment of the present disclosure, some devices that have triggered an error instruction are stored as reference devices in a preset linked list, where parameter information corresponding to each reference device is also stored in the preset linked list, and is called a reference parameter.
At this time, when judging whether the target device is the first trigger error instruction, the target parameter of the target device can be matched with the reference parameter corresponding to each existing reference device in the preset linked list, if the matching is successful, the parameter record of the target device is considered to be successfully queried in the preset linked list, the target device is considered not to be the first trigger error instruction, and if the matching is not successful, the target device is considered to be the first trigger error instruction.
In the embodiment of the disclosure, the judgment of whether the target device triggers the error command for the first time is realized according to the preset linked list, whether CE processing is not performed or the CE is shielded is determined according to the judgment result, effective suppression of PCIE CE storm is realized, and normal operation of the server is ensured.
In some optional embodiments, obtaining the number of target type histories, the number of global target type histories and all time points of each time when the error instruction is triggered, which correspond to the target device after the error instruction is triggered, includes:
and acquiring the existing target type historical number, the global target type historical number and all time points of the target equipment from a preset linked list.
Optionally, the embodiment of the disclosure may acquire, from the preset linked list, the number of the existing target types of the target device, the number of the global target types of the target device, and all time points when the target device triggers the error instruction each time, that is, the device parameter is stored in the preset linked list, and various history information related to the device, such as the number of the target types of the target device, the number of the global target types of the target device, and the like.
In some alternative embodiments, performing the error masking operation on the target device includes:
acquiring a target position corresponding to a mask in a configuration register of target equipment;
the mask value at the target location is changed to the target value using the configuration command.
Optionally, when performing error shielding operation on the target device, a target position (i.e. the position of the erramsk) corresponding to the mask in the configuration space register of the target device may be acquired first, then the server issues a configuration command, and the mask value at the target position is set to be a target value, for example, 1, so as to complete shielding of the target device, and meanwhile, ensure that CE error reporting of other devices is not affected when CE error shielding of the target device is performed.
In the embodiment of the disclosure, the CE error shielding of the target equipment is further realized by setting the mask value of the target position corresponding to the mask in the configuration register, so that the operation fluency of the target equipment is improved, and the operation efficiency of the target equipment is improved.
In some alternative implementations, as shown in fig. 2, fig. 2 is an overall flow diagram of a method for processing a correctable error of a device according to an embodiment of the disclosure, and the specific flow is as follows:
powering up the system, and generating errors by PCIE equipment;
when the system management interrupt is triggered, judging whether the current error type is a correctable error or not;
if the error type is a correctable error, checking whether PCIE equipment can be found in the linked list;
if the error cannot be found, recording the time when the error can be corrected and triggered currently, wherein the number of the error which can be corrected and corresponds to the PCIE equipment is set to be 1, the number of the global error which can be corrected is set to be 1, and the system is exited;
if the error can be found, adding a preset value to the number of the global correctable errors; judging whether the number of the overall correctable errors added with 1 is larger than or equal to the preset overall number;
if the number of the PCIE equipment is larger than or equal to the preset global number, the correctable errors of the PCIE equipment are shielded; if the number of the time slots is smaller than the preset global number, acquiring the current time, and judging whether the time difference between the current time and the last time is smaller than or equal to a preset time window;
if the time difference is larger than the preset time window, updating the current time in the time storage node; if the time difference is smaller than or equal to a preset time window, adding 1 to the number of correctable errors; judging whether the number of the correctable errors added with the preset number is larger than or equal to the preset correctable number;
if the number of the correctable errors plus the preset number is greater than or equal to the preset correctable number, performing correctable error masking operation on the PCIE equipment, otherwise, exiting the system.
In some alternative implementations, as shown in fig. 3, fig. 3 is a schematic diagram of a hardware architecture of a device correctable error handling according to an embodiment of the disclosure, and the specific flow is as follows:
the System is powered on to start an OS (Operating System), and the BIOS starts executing codes; after receiving the error report of PCIE equipment 1 and PCIE equipment 2, the CPU triggers the SMI interrupt; the BIOS executes the fault diagnosis code and judges the error type; if the error is a PCIE CE error, reporting error information to the OS and the BMC (Baseboard Management Controller ), and determining whether the PCIE CE error is triggered for the first time, where the executing device may correct the error processing flow if the PCIE CE error is not triggered for the first time, and when the PCIE CE error occurs in the PCIE device 1 and the PCIE device 2 again next time, the SMI interrupt is not triggered any more.
In this embodiment, a device for processing a correctable error is further provided, and this device is used to implement the foregoing embodiments and preferred embodiments, and will not be described in detail. As used below, the term "module" may be a combination of software and/or hardware that implements a predetermined function. While the means described in the following embodiments are preferably implemented in software, implementation in hardware, or a combination of software and hardware, is also possible and contemplated.
The present embodiment provides a device correctable error processing apparatus, as shown in fig. 4, including:
a first obtaining module 401, configured to obtain a target parameter of the target device when it is determined that the error type when the target device triggers the error instruction is the target type;
a first determining module 402, configured to determine whether the target device is a first trigger error instruction according to the target parameter;
a second obtaining module 403, configured to obtain, when the target device is not the first error trigger instruction, the number of target type histories, the number of global target type histories, and all time points when the error trigger instruction is triggered, where the target device already corresponds to the target type histories after the error trigger instruction is triggered;
an execution operation module 404 is configured to execute an error masking operation on the target device according to the target type history number, the global target type history number, and all time points when the error instruction is triggered each time.
In the embodiment of the disclosure, when the error type of the target equipment error instruction is determined to be the target type, whether the target equipment is the first error triggering instruction is determined according to the target parameter of the target equipment, when the target equipment is not the first error triggering instruction, the processing mode of the correctable error is determined according to some historical data of the target equipment after the error triggering instruction, so that compared with the scheme of directly shielding all equipment correctable error reporting in the related art, the processing is finer, the equipment correctable error is not simply shielded, but is gradually restrained, the processing mode is perceived by operation staff, log information provided when the server really has the problem is not missed, positioning problem is not influenced, the operation of the server, particularly the efficient operation of the AI server is ensured, the operation fluency of the target equipment is improved, and the operation efficiency of the target equipment is improved.
In some alternative embodiments, executing operation module 404 includes:
the first adding unit is used for adding the historical number of the global target types by a first preset value to obtain the updated number of the global target types;
the first comparison unit is used for comparing the updated global target type number with the preset global number;
the first acquisition unit is used for acquiring a current time point when the target equipment currently triggers the error instruction and reference time points, which are smaller than a preset threshold value, from the current time point in all time points under the condition that the number of the updated global target types is smaller than the preset global number;
a second comparing unit for comparing the time difference between the current time point and the reference time point with a preset time window;
the second adding unit is used for adding the historical number of the target types by a second preset value under the condition that the time difference is smaller than or equal to a preset time window to obtain the updated number of the target types;
the third comparison unit is used for comparing the updated target type number with the preset correctable number;
and the execution operation unit is used for executing error shielding operation on the target equipment under the condition that the number of the updated target types is greater than or equal to the preset correctable number.
In some alternative embodiments, the apparatus further comprises:
the third acquisition module is used for acquiring the error instruction triggered by the equipment before determining that the error type when the target equipment triggers the error instruction is the target type;
a fourth obtaining module, configured to obtain an equipment identifier of the equipment;
and the second determining module is used for determining the error type represented by the error instruction according to the equipment identification when the equipment is determined to be the target equipment.
In some alternative embodiments, the first determining module 402 includes:
the second acquisition unit is used for acquiring a preset linked list, wherein the preset linked list stores reference parameters of a plurality of reference devices, and the target device is any one of the plurality of reference devices;
the matching unit is used for matching the target parameter with the reference parameter;
and the determining unit is used for determining that the target equipment is the first trigger error instruction under the condition that the matching is successful, otherwise, determining that the target equipment is not the first trigger error instruction.
In some alternative embodiments, the second acquisition module 403 includes:
the third acquisition unit is used for acquiring the existing target type historical number, the global target type historical number and all time points of the target equipment from the preset linked list.
In some alternative embodiments, executing operation module 404 includes:
a fourth obtaining unit, configured to obtain a target position corresponding to the mask in the configuration register of the target device;
and a changing unit for changing the mask value at the target position to the target value by using the configuration command.
In some alternative embodiments, the apparatus further comprises:
and the calling unit is used for calling the timing function to update the current time point when the target device triggers the error instruction to the time storage node under the condition that the time difference is larger than the preset time window after comparing the time difference between the current time point and the reference time point with the preset time window.
The device-correctable error processing means in this embodiment is in the form of functional units, where units refer to ASIC circuits, processors and memories executing one or more software or fixed programs, and/or other devices that can provide the above described functions.
Further functional descriptions of the above respective modules and units are the same as those of the above corresponding embodiments, and are not repeated here.
The embodiment of the disclosure also provides a computer device, which is provided with the device-correctable error processing device shown in the figure 4.
Referring to fig. 5, fig. 5 is a schematic structural diagram of a computer device according to an alternative embodiment of the disclosure, as shown in fig. 5, the computer device includes: one or more processors 10, memory 20, and interfaces for connecting the various components, including high-speed interfaces and low-speed interfaces. The various components are communicatively coupled to each other using different buses and may be mounted on a common motherboard or in other manners as desired. The processor may process instructions executing within the computer device, including instructions stored in or on memory to display graphical information of the GUI on an external input/output device, such as a display device coupled to the interface. In some alternative embodiments, multiple processors and/or multiple buses may be used, if desired, along with multiple memories and multiple memories. Also, multiple computer devices may be connected, each providing a portion of the necessary operations (e.g., as a server array, a set of blade servers, or a multiprocessor system). One processor 10 is illustrated in fig. 5.
The processor 10 may be a central processor, a network processor, or a combination thereof. The processor 10 may further include a hardware chip, among others. The hardware chip may be an application specific integrated circuit, a programmable logic device, or a combination thereof. The programmable logic device may be a complex programmable logic device, a field programmable gate array, a general-purpose array logic, or any combination thereof.
Wherein the memory 20 stores instructions executable by the at least one processor 10 to cause the at least one processor 10 to perform a method for implementing the embodiments described above.
The memory 20 may include a storage program area that may store an operating system, at least one application program required for functions, and a storage data area; the storage data area may store data created from the use of the computer device of the presentation of a sort of applet landing page, and the like. In addition, the memory 20 may include high-speed random access memory, and may also include non-transitory memory, such as at least one magnetic disk storage device, flash memory device, or other non-transitory solid-state storage device. In some alternative embodiments, memory 20 may optionally include memory located remotely from processor 10, which may be connected to the computer device via a network. Examples of such networks include, but are not limited to, the internet, intranets, local area networks, mobile communication networks, and combinations thereof.
Memory 20 may include volatile memory, such as random access memory; the memory may also include non-volatile memory, such as flash memory, hard disk, or solid state disk; the memory 20 may also comprise a combination of the above types of memories.
The computer device also includes a communication interface 30 for the computer device to communicate with other devices or communication networks.
The presently disclosed embodiments also provide a computer readable storage medium, and the methods described above according to the presently disclosed embodiments may be implemented in hardware, firmware, or as recordable storage medium, or as computer code downloaded over a network that is originally stored in a remote storage medium or a non-transitory machine-readable storage medium and is to be stored in a local storage medium, such that the methods described herein may be stored on such software processes on a storage medium using a general purpose computer, special purpose processor, or programmable or dedicated hardware. The storage medium can be a magnetic disk, an optical disk, a read-only memory, a random access memory, a flash memory, a hard disk, a solid state disk or the like; further, the storage medium may also comprise a combination of memories of the kind described above. It will be appreciated that a computer, processor, microprocessor controller or programmable hardware includes a storage element that can store or receive software or computer code that, when accessed and executed by the computer, processor or hardware, implements the methods illustrated by the above embodiments.
Although embodiments of the present disclosure have been described in connection with the accompanying drawings, various modifications and variations may be made by those skilled in the art without departing from the spirit and scope of the disclosure, and such modifications and variations are within the scope defined by the appended claims.

Claims (10)

1. A method of device-correctable error handling, the method comprising:
under the condition that the error type when the target equipment triggers the error instruction is determined to be the target type, acquiring the target parameter of the target equipment;
determining whether the target device triggers the error instruction for the first time according to the target parameter;
under the condition that the target equipment does not trigger the error instruction for the first time, acquiring the existing target type historical number, global target type historical number and all time points when the error instruction is triggered each time, wherein the target type historical number and the global target type historical number correspond to each other after the error instruction is triggered;
and executing error shielding operation on the target equipment according to the target type historical number, the global target type historical number and all time points when the error instruction is triggered each time.
2. The method of claim 1, wherein performing an error masking operation on the target device based on the number of target type histories, the number of global target type histories, and all points in time each time an error instruction is triggered, comprises:
increasing the historical number of the global target types by a first preset value to obtain the updated number of the global target types;
comparing the updated global target type number with a preset global number;
acquiring a current time point when the target device currently triggers an error instruction and reference time points, which are smaller than a preset threshold value, from all the time points when the current time point is smaller than the preset threshold value under the condition that the number of the updated global target types is smaller than the preset global number;
comparing the time difference between the current time point and the reference time point with a preset time window;
when the time difference is smaller than or equal to the preset time window, increasing the historical number of the target types by a second preset value to obtain the updated number of the target types;
comparing the updated target type number with a preset correctable number;
and executing the error shielding operation on the target equipment under the condition that the updated target type number is greater than or equal to the preset correctable number.
3. The method of claim 1, wherein prior to determining that the type of error at which the target device triggered the erroneous instruction is the target type, the method further comprises:
acquiring an error instruction triggered by equipment;
acquiring an equipment identifier of the equipment;
and determining the error type represented by the error instruction under the condition that the equipment is determined to be the target equipment according to the equipment identification.
4. The method of claim 1, wherein determining whether the target device is the first to trigger the erroneous instruction based on the target parameter comprises:
acquiring a preset linked list, wherein reference parameters of a plurality of reference devices are stored in the preset linked list, and the target device is any one device of the plurality of reference devices;
matching the target parameter with the reference parameter;
and under the condition that the matching is successful, determining that the target equipment triggers the error instruction for the first time, otherwise, determining that the target equipment does not trigger the error instruction for the first time.
5. The method according to claim 4, wherein the obtaining the number of object type histories, the number of global object type histories, and all time points of each time when the error instruction is triggered, which correspond to the object type histories after the error instruction is triggered, includes:
and acquiring the existing target type historical number, the global target type historical number and all time points of the target equipment from the preset linked list.
6. The method of any of claims 1-5, wherein performing an error masking operation on the target device comprises:
acquiring a target position corresponding to a mask in a configuration register of the target device;
the mask value at the target location is changed to a target value using a configuration command.
7. The method of claim 2, wherein after said comparing the time difference between the current time point and the reference time point to a preset time window, the method further comprises:
and under the condition that the time difference is larger than the preset time window, a timing function is called, and the current time point when the target equipment triggers the error instruction currently is updated to a time storage node.
8. A device correctable error handling apparatus, the apparatus comprising:
the first acquisition module is used for acquiring target parameters of the target equipment under the condition that the error type when the target equipment triggers the error instruction is determined to be the target type;
the first determining module is used for determining whether the target equipment triggers the error instruction for the first time according to the target parameter;
the second acquisition module is used for acquiring the existing target type historical number, the corresponding global target type historical number and all time points when the error instruction is triggered each time after the error instruction is triggered under the condition that the target equipment does not trigger the error instruction for the first time;
and the execution operation module is used for executing error shielding operation on the target equipment according to the target type historical number, the global target type historical number and all time points when the error instruction is triggered each time.
9. A computer device, comprising:
a memory and a processor in communication with each other, the memory having stored therein computer instructions, the processor executing the computer instructions to perform the device-correctable error processing method of any of claims 1 to 7.
10. A computer-readable storage medium having stored thereon computer instructions for causing a computer to execute the apparatus-correctable error processing method according to any one of claims 1 to 7.
CN202311113390.9A 2023-08-31 2023-08-31 Equipment correctable error handling methods, devices, computer equipment and storage media Pending CN117170921A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202311113390.9A CN117170921A (en) 2023-08-31 2023-08-31 Equipment correctable error handling methods, devices, computer equipment and storage media

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202311113390.9A CN117170921A (en) 2023-08-31 2023-08-31 Equipment correctable error handling methods, devices, computer equipment and storage media

Publications (1)

Publication Number Publication Date
CN117170921A true CN117170921A (en) 2023-12-05

Family

ID=88944221

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202311113390.9A Pending CN117170921A (en) 2023-08-31 2023-08-31 Equipment correctable error handling methods, devices, computer equipment and storage media

Country Status (1)

Country Link
CN (1) CN117170921A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN119621409A (en) * 2025-02-12 2025-03-14 苏州元脑智能科技有限公司 Data processing method, device, computer equipment, storage medium and program product
CN120086053A (en) * 2025-05-06 2025-06-03 苏州元脑智能科技有限公司 Server and processor error handling method, device, medium and program product

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN119621409A (en) * 2025-02-12 2025-03-14 苏州元脑智能科技有限公司 Data processing method, device, computer equipment, storage medium and program product
CN120086053A (en) * 2025-05-06 2025-06-03 苏州元脑智能科技有限公司 Server and processor error handling method, device, medium and program product
CN120086053B (en) * 2025-05-06 2025-08-01 苏州元脑智能科技有限公司 Server and processor error processing method, device, medium and program product

Similar Documents

Publication Publication Date Title
CN113064747B (en) Fault positioning method, system and device in server starting process
CN110928743B (en) Computing system, automatic diagnosis method and medium storing instructions thereof
EP3121726B1 (en) Fault processing method, related device and computer
CN103902399B (en) Software system repair processing method and software system repair processing device
US20200394144A1 (en) Information processing system, information processing device, bios updating method for information processing device, and bios updating program for information processing device
CN111506454A (en) Method and system for recovery and update of a basic input/output system
CN113176963A (en) PCIe fault self-repairing method, device, equipment and readable storage medium
CN110647333A (en) Firmware upgrading method and equipment configured to upgrade firmware therein
CN117170921A (en) Equipment correctable error handling methods, devices, computer equipment and storage media
CN115951949B (en) BIOS configuration parameter recovery method and device and computing equipment
CN118642660B (en) Method for managing hard disk, computer device and storage medium
CN110083493A (en) A kind of embedded system failure self-recovery method, terminal device and storage medium
CN119621394A (en) Fault recovery method, device, equipment and storage medium for hard disk in server
CN119166407A (en) An expansion card repair method, system, device and computer-readable storage medium
CN111090546B (en) Method, device and equipment for restarting operating system and readable storage medium
TWI518680B (en) Method for maintaining file system of computer system
JP6599725B2 (en) Information processing apparatus, log management method, and computer program
CN120780542B (en) Restarting control method and device of server processor, storage medium and electronic equipment
CN121478572A (en) A server startup control system and method
WO2025246557A1 (en) Reboot method and apparatus for server, and storage medium and server
CN113312198A (en) System and method for monitoring and restoring heterogeneous elements
CN114816886B (en) Server restarting test optimization method, system, terminal and storage medium
CN117075977A (en) Method and device for starting processor, electronic equipment and storage medium
US20070005860A1 (en) Interrupt control system and method
US12164929B2 (en) Information processing method and electronic apparatus

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
CB02 Change of applicant information

Country or region after: China

Address after: 215000 Building 9, No.1 guanpu Road, Guoxiang street, Wuzhong Economic Development Zone, Suzhou City, Jiangsu Province

Applicant after: Suzhou Yuannao Intelligent Technology Co.,Ltd.

Address before: 215000 Building 9, No.1 guanpu Road, Guoxiang street, Wuzhong Economic Development Zone, Suzhou City, Jiangsu Province

Applicant before: SUZHOU LANGCHAO INTELLIGENT TECHNOLOGY Co.,Ltd.

Country or region before: China

CB02 Change of applicant information