CN113746430B - Signal processing method and device - Google Patents
Signal processing method and device Download PDFInfo
- Publication number
- CN113746430B CN113746430B CN202110992518.8A CN202110992518A CN113746430B CN 113746430 B CN113746430 B CN 113746430B CN 202110992518 A CN202110992518 A CN 202110992518A CN 113746430 B CN113746430 B CN 113746430B
- Authority
- CN
- China
- Prior art keywords
- signal
- branch
- data
- filtering
- sampling
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000003672 processing method Methods 0.000 title abstract description 8
- 238000005070 sampling Methods 0.000 claims abstract description 51
- 238000001914 filtration Methods 0.000 claims abstract description 44
- 230000003111 delayed effect Effects 0.000 claims abstract description 15
- 238000000034 method Methods 0.000 claims abstract description 13
- 230000004044 response Effects 0.000 claims description 4
- 230000000694 effects Effects 0.000 abstract description 4
- 238000004088 simulation Methods 0.000 abstract 1
- 238000010586 diagram Methods 0.000 description 4
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 210000001503 joint Anatomy 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
- H03D7/00—Transference of modulation from one carrier to another, e.g. frequency-changing
- H03D7/16—Multiple-frequency-changing
- H03D7/165—Multiple-frequency-changing at least two frequency changers being located in different paths, e.g. in two paths with carriers in quadrature
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/06—Non-recursive filters
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H2017/0072—Theoretical filter design
- H03H2017/0081—Theoretical filter design of FIR filters
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Mathematical Physics (AREA)
- Complex Calculations (AREA)
- Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
Abstract
The application discloses a signal processing method and a device, which relate to the technical field of signal processing, and the method comprises the following steps: acquiring sampling data of zero intermediate frequency quadrature analog signals; digitally interpolating the sample data and filtering the interpolated sample data; complex mixing is carried out on the filtered sampling data, hilbert filtering is carried out on the Q branch signal, and delay filtering with the same order number is carried out on the I branch; and determining a real signal according to the filtered Q branch signal and the delayed I branch signal, and outputting the real signal. The method solves the problem that the simulation band-pass filter cannot be integrated in the radio frequency new plane in the prior art, so that various scenes cannot be used, and achieves the effect of outputting corresponding real signals without integrating the band-pass filter.
Description
Technical Field
The invention relates to a signal processing method and a signal processing device, and belongs to the technical field of signal processing.
Background
The existing high-integration radio frequency chip integrated with analog-to-digital conversion generally adopts a zero intermediate frequency quadrature sampling scheme. The advantages are obvious when the baseband processing unit which is in butt joint adopts a programmable logic gate array device (FPGA, field Programmable GATE ARRAY). However, when the existing baseband special processing chip based on the real signal sampling scheme is docked, the interface signal definition is not matched, and therefore the baseband special processing chip cannot be directly used. And when a low intermediate frequency sampling scheme is adopted, the problem that an analog band-pass filter is difficult to integrate in a radio frequency chip exists.
Disclosure of Invention
The invention aims to provide a signal processing method and device which are used for solving the problems existing in the prior art.
In order to achieve the above purpose, the present invention provides the following technical solutions:
According to a first aspect, an embodiment of the present invention provides a signal processing method, including:
Acquiring sampling data of zero intermediate frequency quadrature analog signals;
Digitally interpolating the sample data and filtering the interpolated sample data;
Complex mixing is carried out on the filtered sampling data, hilbert filtering is carried out on the Q branch signal, and delay filtering with the same order number is carried out on the I branch;
and determining a real signal according to the filtered Q branch signal and the delayed I branch signal, and outputting the real signal.
Optionally, the interpolation rate for digitally interpolating the sampled data is determined by the ratio of the real signal sampling rate to the complex signal sampling rate.
Optionally, the interpolated sample data includes:
Where x I (k), k=0, 1,2, … … are in-phase branch data in the acquired sample data, x Q (k), k=0, 1,2, … … are quadrature branch data in the acquired sample data, and L is the ratio of the real signal sampling rate to the complex signal sampling rate.
Optionally, the filtering the interpolated sampled data includes:
and filtering the in-phase branch and the quadrature branch in the interpolated sampling data through the same filter.
Optionally, the filtering the in-phase branch and the quadrature branch in the interpolated sampled data through the same filter includes:
where h (k) is a coefficient of the filter.
Optionally, the filter is an N-order finite impulse response FIR filter, and N is greater than a preset threshold.
Optionally, the filter includes a multiplier and an adder.
Optionally, the determining the real signal according to the filtered Q branch signal and the delayed I branch signal includes:
and determining the sum of the filtered Q branch signal and the delayed I branch signal as the real signal.
In a second aspect, there is provided a signal processing apparatus comprising a memory having stored therein at least one program instruction and a processor for implementing the method according to the first aspect by loading and executing the at least one program instruction.
In a third aspect, there is provided a signal processing apparatus, the apparatus comprising:
the data acquisition sub-module is used for acquiring sampling data of the zero intermediate frequency quadrature analog signals;
A digital interpolation sub-module for digitally interpolating the sampled data;
a digital filtering sub-module for filtering the interpolated sampled data;
the complex mixing sub-module is used for carrying out complex mixing on the filtered sampling data;
the phase rotation sub-module is used for performing Hilbert filtering on the Q branch signal, and performing delay filtering of the same order number on the I branch;
and the data superposition sub-module is used for determining a real signal according to the filtered Q branch signal and the delayed I branch signal and outputting the real signal.
Sampling data of zero intermediate frequency quadrature analog signals are obtained; digitally interpolating the sample data and filtering the interpolated sample data; complex mixing is carried out on the filtered sampling data, hilbert filtering is carried out on the Q branch signal, and delay filtering with the same order number is carried out on the I branch; and determining a real signal according to the filtered Q branch signal and the delayed I branch signal, and outputting the real signal. The signal characteristics of the processed signals are the same as those of the signals obtained by sampling the real signals by adopting the analog band-pass filter with larger volume in the prior art, the problem that the analog band-pass filter cannot be integrated in the new radio frequency band in the prior art, so that various scenes cannot be used is solved, and the effect that the corresponding real signals can be output without integrating the band-pass filter is achieved.
The foregoing description is only an overview of the present invention, and is intended to provide a better understanding of the present invention, as it is embodied in the following description, with reference to the preferred embodiments of the present invention and the accompanying drawings.
Drawings
FIG. 1 is a flow chart of a signal processing method according to an embodiment of the present invention;
FIG. 2 is a schematic diagram of one possible implementation of zero intermediate frequency quadrature sampling provided by one embodiment of the present invention;
FIG. 3 is a flow chart of one possible workflow provided by one embodiment of the present invention;
fig. 4 is a schematic structural diagram of a signal processing device according to an embodiment of the present invention.
Detailed Description
The following description of the embodiments of the present invention will be made apparent and fully in view of the accompanying drawings, in which some, but not all embodiments of the invention are shown. All other embodiments, which can be made by those skilled in the art based on the embodiments of the invention without making any inventive effort, are intended to be within the scope of the invention.
In the description of the present invention, it should be noted that the directions or positional relationships indicated by the terms "center", "upper", "lower", "left", "right", "vertical", "horizontal", "inner", "outer", etc. are based on the directions or positional relationships shown in the drawings, are merely for convenience of describing the present invention and simplifying the description, and do not indicate or imply that the devices or elements referred to must have a specific orientation, be configured and operated in a specific orientation, and thus should not be construed as limiting the present invention. Furthermore, the terms "first," "second," and "third" are used for descriptive purposes only and are not to be construed as indicating or implying relative importance.
In the description of the present invention, it should be noted that, unless explicitly specified and limited otherwise, the terms "mounted," "connected," and "connected" are to be construed broadly, and may be either fixedly connected, detachably connected, or integrally connected, for example; can be mechanically or electrically connected; can be directly connected or indirectly connected through an intermediate medium, and can be communication between two elements. The specific meaning of the above terms in the present invention will be understood in specific cases by those of ordinary skill in the art.
In addition, the technical features of the different embodiments of the present invention described below may be combined with each other as long as they do not collide with each other.
Referring to fig. 1, a method flowchart of a signal processing method according to an embodiment of the present application is shown, and as shown in fig. 1, the method includes:
Step 101, obtaining sampling data of zero intermediate frequency quadrature analog signals;
Referring to fig. 2, a schematic diagram of one possible implementation of zero intermediate frequency quadrature sampling is shown. As can be seen from fig. 2, the in-phase branch x I (k) of the sampled data, k=0, 1,2, … …, and the quadrature branch x Q (k) of the sampled data, k=0, 1,2, … … can be obtained.
102, Performing digital interpolation on the sampling data, and filtering the interpolated sampling data;
The interpolation rate for digitally interpolating the sample data is determined by the ratio of the real signal sample rate to the complex signal sample rate, and in actual implementation, the ratio is typically an integer, i.e., an integer multiple of the sample data is interpolated.
The interpolated sample data includes:
Where x I (k), k=0, 1,2, … … are in-phase branch data in the acquired sample data, x Q (k), k=0, 1,2, … … are quadrature branch data in the acquired sample data, and L is the ratio of the real signal sampling rate to the complex signal sampling rate.
After the sample data is interpolated, the in-phase branch and the quadrature branch in the interpolated sample data are filtered by the same filter. Wherein the performance of the filter depends on the filter coefficients. In actual implementation, the filter may be an N-order finite impulse response FIR filter, where N is greater than a preset threshold, i.e., a higher-order finite impulse response FIR filter is used. In addition, in digital signal processing, the filter may be implemented by a multiplier and an adder.
In one possible embodiment, illustrated using an N-order FIR filter filtering, the filtered sample data is:
where h (k) is a coefficient of the filter.
Step 103, complex mixing is carried out on the filtered sampling data, hilbert filtering is carried out on the Q branch signal, and delay filtering with the same order is carried out on the I branch;
In actual implementation, complex mixing can be performed by means of a digital NCO (numerically controlled oscillator, digitally controlled oscillator), wherein the digital local oscillator can be flexibly changed by configuring a control word.
And 104, determining a real signal according to the filtered Q branch signal and the delayed I branch signal, and outputting the real signal.
Optionally, the sum of the filtered Q branch signal and the delayed I branch signal is determined as the real signal.
Referring to fig. 3, in one possible embodiment, after the sampled data is acquired, the sampled data is sequentially subjected to interpolation, FIR filter, complex mixing, and then delay filtering and hilbert filtering, and the filtered signals are superimposed to obtain a final real signal.
In summary, the sampling data of the zero intermediate frequency quadrature analog signal is obtained; digitally interpolating the sample data and filtering the interpolated sample data; complex mixing is carried out on the filtered sampling data, hilbert filtering is carried out on the Q branch signal, and delay filtering with the same order number is carried out on the I branch; and determining a real signal according to the filtered Q branch signal and the delayed I branch signal, and outputting the real signal. The signal characteristics of the processed signals are the same as those of the signals obtained by sampling the real signals by adopting the analog band-pass filter with larger volume in the prior art, the problem that the analog band-pass filter cannot be integrated in the new radio frequency band in the prior art, so that various scenes cannot be used is solved, and the effect that the corresponding real signals can be output without integrating the band-pass filter is achieved.
The present application also provides a signal processing apparatus comprising a memory having stored therein at least one program instruction and a processor for implementing the method as described above by loading and executing the at least one program instruction.
Referring to fig. 4, a schematic structural diagram of a signal processing apparatus provided by the present application is shown, and as shown in fig. 4, the apparatus includes:
the data acquisition sub-module is used for acquiring sampling data of the zero intermediate frequency quadrature analog signals;
A digital interpolation sub-module for digitally interpolating the sampled data;
a digital filtering sub-module for filtering the interpolated sampled data;
the complex mixing sub-module is used for carrying out complex mixing on the filtered sampling data;
the phase rotation sub-module is used for performing Hilbert filtering on the Q branch signal, and performing delay filtering of the same order number on the I branch;
and the data superposition sub-module is used for determining a real signal according to the filtered Q branch signal and the delayed I branch signal and outputting the real signal.
In summary, the sampling data of the zero intermediate frequency quadrature analog signal is obtained; digitally interpolating the sample data and filtering the interpolated sample data; complex mixing is carried out on the filtered sampling data, hilbert filtering is carried out on the Q branch signal, and delay filtering with the same order number is carried out on the I branch; and determining a real signal according to the filtered Q branch signal and the delayed I branch signal, and outputting the real signal. The signal characteristics of the processed signals are the same as those of the signals obtained by sampling the real signals by adopting the analog band-pass filter with larger volume in the prior art, the problem that the analog band-pass filter cannot be integrated in the new radio frequency band in the prior art, so that various scenes cannot be used is solved, and the effect that the corresponding real signals can be output without integrating the band-pass filter is achieved.
The technical features of the above-described embodiments may be arbitrarily combined, and all possible combinations of the technical features in the above-described embodiments are not described for brevity of description, however, as long as there is no contradiction between the combinations of the technical features, they should be considered as the scope of the description.
The above examples illustrate only a few embodiments of the invention, which are described in detail and are not to be construed as limiting the scope of the invention. It should be noted that it will be apparent to those skilled in the art that several variations and modifications can be made without departing from the spirit of the invention, which are all within the scope of the invention. Accordingly, the scope of protection of the present invention is to be determined by the appended claims.
Claims (7)
1. A method of signal processing, the method comprising:
Acquiring sampling data of zero intermediate frequency quadrature analog signals;
Digitally interpolating the sample data and filtering the interpolated sample data;
Complex mixing is carried out on the filtered sampling data, hilbert filtering is carried out on the Q branch signal, and delay filtering with the same order number is carried out on the I branch;
determining a real signal according to the filtered Q branch signal and the delayed I branch signal, and outputting the real signal;
the interpolation rate of the digital interpolation of the sampled data is determined by the ratio of the real signal sampling rate to the complex signal sampling rate;
The interpolated sample data includes:
Wherein, x I (k), k=0, 1,2, … … are in-phase branch data in the acquired sampling data, x Q (k), k=0, 1,2, … … are quadrature branch data in the acquired sampling data, and L is the ratio of the real signal sampling rate to the complex signal sampling rate;
The filtering the interpolated sampled data includes:
and filtering the in-phase branch and the quadrature branch in the interpolated sampling data through the same filter.
2. The method of claim 1, wherein filtering the in-phase and quadrature branches of the interpolated sample data through the same filter comprises:
where h (k) is a coefficient of the filter.
3. The method of claim 1, wherein the filter is an N-order finite impulse response FIR filter, N being greater than a preset threshold.
4. The method of claim 1, wherein the filter comprises a multiplier and an adder.
5. The method of any of claims 1 to 4, wherein determining the real signal from the filtered Q branch signal and the delayed I branch signal comprises:
and determining the sum of the filtered Q branch signal and the delayed I branch signal as the real signal.
6. A signal processing device comprising a memory having stored therein at least one program instruction and a processor for implementing the method of any of claims 1 to 4 by loading and executing the at least one program instruction.
7. A signal processing apparatus, the apparatus comprising:
The data acquisition sub-module is used for acquiring sampling data of the zero intermediate frequency quadrature analog signals; a digital interpolation sub-module for digitally interpolating the sampled data;
a digital filtering sub-module for filtering the interpolated sampled data;
the complex mixing sub-module is used for carrying out complex mixing on the filtered sampling data;
the phase rotation sub-module is used for performing Hilbert filtering on the Q branch signal, and performing delay filtering of the same order number on the I branch;
the data superposition sub-module is used for determining a real signal according to the filtered Q branch signal and the delayed I branch signal and outputting the real signal;
Digitally interpolating the sample data and filtering the interpolated sample data;
the interpolation rate of the digital interpolation of the sampled data is determined by the ratio of the real signal sampling rate to the complex signal sampling rate;
The interpolated sample data includes:
Wherein, x I (k), k=0, 1,2, … … are in-phase branch data in the acquired sampling data, x Q (k), k=0, 1,2, … … are quadrature branch data in the acquired sampling data, and L is the ratio of the real signal sampling rate to the complex signal sampling rate;
and filtering the in-phase branch and the quadrature branch in the interpolated sampling data through the same filter.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110992518.8A CN113746430B (en) | 2021-08-27 | 2021-08-27 | Signal processing method and device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110992518.8A CN113746430B (en) | 2021-08-27 | 2021-08-27 | Signal processing method and device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN113746430A CN113746430A (en) | 2021-12-03 |
| CN113746430B true CN113746430B (en) | 2024-08-02 |
Family
ID=78733271
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110992518.8A Active CN113746430B (en) | 2021-08-27 | 2021-08-27 | Signal processing method and device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN113746430B (en) |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105375937A (en) * | 2015-11-11 | 2016-03-02 | 中国电子科技集团公司第四十一研究所 | Digital intermediate frequency variable bandwidth shaping filtering device and method |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5515402A (en) * | 1992-08-14 | 1996-05-07 | Harris Corporation | Quadrature filter with real conversion |
| US6459743B1 (en) * | 1998-08-07 | 2002-10-01 | Telefonaktiebolaget Lm Ericsson (Publ) | Digital reception with radio frequency sampling |
| CN101197606B (en) * | 2006-12-04 | 2012-03-07 | 京信通信技术(广州)有限公司 | Digital intermediate frequency conversion method and system used in repeater |
| US8055234B2 (en) * | 2008-06-27 | 2011-11-08 | Telefonaktiebolaget Lm Ericsson (Publ) | Methods and apparatus for suppressing strong-signal interference in low-IF receivers |
| CN102590794B (en) * | 2012-02-28 | 2013-10-30 | 北京航空航天大学 | Broadband coherent radar target simulator |
| WO2013189548A1 (en) * | 2012-06-21 | 2013-12-27 | Huawei Technologies Co., Ltd. | Discrete time direct conversion receiver |
| CN104506161B (en) * | 2014-10-11 | 2017-05-24 | 中国电子科技集团公司第十研究所 | Fractional sampling rate conversion method for complex coefficient Hilbert band-pass filter |
-
2021
- 2021-08-27 CN CN202110992518.8A patent/CN113746430B/en active Active
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105375937A (en) * | 2015-11-11 | 2016-03-02 | 中国电子科技集团公司第四十一研究所 | Digital intermediate frequency variable bandwidth shaping filtering device and method |
Also Published As
| Publication number | Publication date |
|---|---|
| CN113746430A (en) | 2021-12-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6279019B1 (en) | Decimation filtering apparatus and method | |
| KR20000048626A (en) | Signal transformation method and apparatus | |
| CN107976572A (en) | A kind of channelizing high-precision real Time-frequency Spectrum Analysis method and its system | |
| CN103957020A (en) | Signal intermediate-frequency receiving device suitable for multimode mobile communication system | |
| CN105375937B (en) | A kind of digital intermediate frequency bandwidth varying forming filter and filtering method | |
| CN103873016B (en) | A kind of arbitrarily sampling rate conversion digital reconstruction filter coefficient method for designing | |
| CN113746430B (en) | Signal processing method and device | |
| US7196648B1 (en) | Non-integer decimation using cascaded intergrator-comb filter | |
| CN110208755B (en) | Dynamic radar echo digital down conversion system and method based on FPGA | |
| US7170956B1 (en) | Frequency agile tuner and variable rate decimator for digital demodulator | |
| US8331494B1 (en) | Combined digital down conversion (DDC) and decimation filter | |
| US10009203B1 (en) | Small-footprint digital receiver for extracting narrowband frequency-slices | |
| US8489661B2 (en) | Signal processing system with a digital sample rate converter | |
| US8693581B2 (en) | Signal receiver with digital front end supporting multiple band and signal receiving method using the same | |
| Tsui et al. | A new method for designing causal stable IIR variable fractional delay digital filters | |
| US20020136289A1 (en) | Method of slewing a digital filter providing filter sections with matched gain | |
| CN108776259B (en) | Power analyzer based on digital bandwidth limiting technology | |
| US20030194002A1 (en) | Run-time coefficient generation for digital filter with slewing bandwidth | |
| US8659820B1 (en) | Spectral sensing demodulator | |
| EP2651083A1 (en) | Radio receiver with reconfigurable baseband channel filter | |
| CN112866856A (en) | Design method, system and equipment of ANC noise reduction Bluetooth headset filter | |
| US7098836B2 (en) | Signal-processing device with real-time and reprocessing operating modes | |
| CN117749134A (en) | Data playback method for baseband data and intermediate frequency data | |
| JP4535548B2 (en) | Apparatus and method for anchoring a predetermined point of impulse frequency response of a physical realization filter | |
| Koch | Combined matched filter and arbitrary interpolator for symbol timing synchronization in SDR receivers |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |