CN105244419A - Preparation method of wafer level thin-film flip LED chip - Google Patents

Preparation method of wafer level thin-film flip LED chip Download PDF

Info

Publication number
CN105244419A
CN105244419A CN201410269774.4A CN201410269774A CN105244419A CN 105244419 A CN105244419 A CN 105244419A CN 201410269774 A CN201410269774 A CN 201410269774A CN 105244419 A CN105244419 A CN 105244419A
Authority
CN
China
Prior art keywords
layer
wafer
insulating layer
preparing
led chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201410269774.4A
Other languages
Chinese (zh)
Inventor
封�波
邓彪
孙钱
赵汉民
王敏
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Crystal Energy Photoelectric (changzhou) Co Ltd
Original Assignee
Crystal Energy Photoelectric (changzhou) Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Crystal Energy Photoelectric (changzhou) Co Ltd filed Critical Crystal Energy Photoelectric (changzhou) Co Ltd
Priority to CN201410269774.4A priority Critical patent/CN105244419A/en
Publication of CN105244419A publication Critical patent/CN105244419A/en
Pending legal-status Critical Current

Links

Landscapes

  • Led Devices (AREA)

Abstract

The invention provides a preparation method of a wafer level thin-film flip LED chip. According to the method, conductive columns are prepared so as to lead out electrodes of the chip, and then the periphery of each conductive column is filled with an insulating material so as to carry out insulation. The preparation method provided by the invention is not limited by an epitaxial substrate, a white LED chip can be prepared directly, the production efficiency is high, and the cost is low.

Description

一种晶圆级薄膜倒装LED芯片的制备方法A method for preparing wafer-level thin-film flip-chip LED chips

技术领域 technical field

本发明属于半导体技术领域,尤其涉及一种晶圆级薄膜倒装LED芯片的制备方法。 The invention belongs to the technical field of semiconductors, and in particular relates to a method for preparing wafer-level thin-film flip-chip LED chips.

背景技术 Background technique

目前高亮度LED已成为LED行业发展的重点,广泛应用于室内外照明。为了加快LED照明的普及,降低其制造成本是必经之路。倒装芯片(Flip-Chip)由于散热好、出光效率高而且免打线,已经成为各家LED公司发展的重点。目前的倒装芯片都是在透明衬底(例如蓝宝石衬底和SiC衬底)上制备的,但是透明衬底对光有一定的吸收,且为五面发光,对配光要求更高。更为重要的是目前这种制备倒装芯片的方法不适用于非透明的衬底外延技术,例如硅衬底,而硅衬底外延技术已经被认为是未来降低LED成本的最佳选择之一。所以市面上已经有剥离了衬底的薄膜倒装芯片,薄膜倒装芯片除了具有倒装芯片的免打线的优势外还具有薄膜芯片出光形貌好的优点。但是这种薄膜倒装芯片的制造方法为芯片级单颗制作而非晶圆级,生产效率不高,对支撑基板浪费也大,并不是一个低成本的方案。 At present, high-brightness LEDs have become the focus of the development of the LED industry and are widely used in indoor and outdoor lighting. In order to speed up the popularization of LED lighting, reducing its manufacturing cost is the only way. Flip chip (Flip-Chip) has become the development focus of various LED companies due to its good heat dissipation, high light output efficiency and no wiring. The current flip chips are all prepared on transparent substrates (such as sapphire substrates and SiC substrates), but transparent substrates have a certain absorption of light and are five-sided light emitting, which requires higher light distribution. More importantly, the current method of preparing flip chips is not suitable for non-transparent substrate epitaxy technology, such as silicon substrates, and silicon substrate epitaxy technology has been considered to be one of the best options for reducing LED costs in the future . Therefore, there are thin-film flip-chips with the substrate stripped off on the market. In addition to the advantages of flip-chips without wire bonding, thin-film flip-chips also have the advantage of good light-emitting morphology of thin-film chips. However, the manufacturing method of this thin-film flip chip is chip-level single-piece production rather than wafer-level, and the production efficiency is not high, and the waste of the supporting substrate is also large, so it is not a low-cost solution.

发明内容 Contents of the invention

本发明所要解决的技术问题是提供一种晶圆级薄膜倒装LED芯片的制备方法,不受外延衬底限制,而且可以直接做成白光LED芯片,生产效率高,成本低。 The technical problem to be solved by the present invention is to provide a method for preparing wafer-level thin-film flip-chip LED chips, which is not limited by epitaxial substrates, and can be directly made into white LED chips, with high production efficiency and low cost.

为了解决本发明的技术问题,本发明提供一种晶圆级薄膜倒装LED芯片的制备方法,该方法包括在生长衬底上依次生长缓冲层、N型GaN层、多量子阱层、P型GaN层和反射金属层,在所述反射金属层表面部分区域刻蚀至暴露出N型GaN层形成N电极孔和第一沟槽,在所述反射金属层上沉积一层第一绝缘层,所述第一绝缘层覆盖了所述N电极孔的侧壁及所述第一沟槽,在所述覆盖在反射金属层上的第一绝缘层的部分区域形成多个P电极孔,所述P电极孔的深度至反射金属层,在所述第一绝缘层上沉积一层电流扩散金属层,所述电流扩散金属层覆盖了所述N电极孔和P电极孔,该方法还包括在所述电流扩散金属层的部分区域形成多个第一凹槽和第二沟槽,所述第一凹槽和第二沟槽的深度至第一绝缘层,在所述电流扩散金属层上沉积一层第二绝缘层,所述第二绝缘层覆盖了所述第一凹槽和第二沟槽与第一绝缘层连通,在所述第二绝缘层的部分区域形成多个第二凹槽,所述第二凹槽的深度至电流扩散金属层,在所述第二绝缘层上制备导电柱子,所述导电柱子覆盖了所述第二凹槽,并互相隔离,在所述导电柱子四周填充绝缘材料层,所述绝缘材料层覆盖了整个晶圆片,对所述晶圆片上的绝缘材料层做平坦化处理,使导电柱子暴露,剥离生长衬底和缓冲层使N型GaN层暴露,沿着沟槽进行切割,形成单颗芯片。 In order to solve the technical problem of the present invention, the present invention provides a method for preparing a wafer-level thin-film flip-chip LED chip. The method includes sequentially growing a buffer layer, an N-type GaN layer, a multi-quantum well layer, a P-type The GaN layer and the reflective metal layer are etched on the surface of the reflective metal layer to expose the N-type GaN layer to form an N electrode hole and a first trench, and a first insulating layer is deposited on the reflective metal layer, The first insulating layer covers the sidewall of the N electrode hole and the first groove, and a plurality of P electrode holes are formed in a partial area of the first insulating layer covering the reflective metal layer, the The depth of the P electrode hole reaches the reflective metal layer, depositing a current diffusion metal layer on the first insulating layer, and the current diffusion metal layer covers the N electrode hole and the P electrode hole, and the method also includes A plurality of first grooves and second grooves are formed in a part of the current diffusion metal layer, the depth of the first grooves and the second grooves reaches the first insulating layer, and a layer is deposited on the current diffusion metal layer. layering a second insulating layer, the second insulating layer covers the first groove and the second groove and communicates with the first insulating layer, and forms a plurality of second grooves in a partial area of the second insulating layer, The depth of the second groove reaches the current diffusion metal layer, and conductive pillars are prepared on the second insulating layer, and the conductive pillars cover the second groove and are isolated from each other, and are filled around the conductive pillars an insulating material layer, the insulating material layer covers the entire wafer, the insulating material layer on the wafer is planarized to expose the conductive pillars, the growth substrate and the buffer layer are peeled off to expose the N-type GaN layer, Slicing is performed along the trenches to form individual chips.

优选地,所述反射金属层的材料为下列中的一种:Ag、Al、Ni、Ni-Ag合金、Al-Ni合金、Ag-Ni-Al合金。 Preferably, the material of the reflective metal layer is one of the following: Ag, Al, Ni, Ni-Ag alloy, Al-Ni alloy, Ag-Ni-Al alloy.

优选地,所述第一绝缘层和第二绝缘层的材料为下列中的一种或多种:SiO2、SiN、Al2O3Preferably, the materials of the first insulating layer and the second insulating layer are one or more of the following: SiO 2 , SiN, Al 2 O 3 .

优选地,所述导电柱子的材料为下列材料中的一种或多种:金属、半导体。 Preferably, the material of the conductive pillar is one or more of the following materials: metal, semiconductor.

优选地,所述制备导电柱子的方法为下列方法中的一种或多种:压焊、植球、电镀、化学镀。 Preferably, the method for preparing the conductive pillar is one or more of the following methods: pressure welding, ball planting, electroplating, and electroless plating.

优选地,所述绝缘材料层的材料为下列中的一种或多种:硅胶、水玻璃、环氧树脂、聚酰亚胺、光刻胶、塑料。 Preferably, the material of the insulating material layer is one or more of the following: silica gel, water glass, epoxy resin, polyimide, photoresist, plastic.

优选地,所述制备方法还包括对N型GaN层进行表面粗化处理。 Preferably, the preparation method further includes roughening the surface of the N-type GaN layer.

优选地,所述制备方法还包括在N型GaN层表面放置荧光薄膜制成白光LED芯片。 Preferably, the preparation method further includes placing a fluorescent film on the surface of the N-type GaN layer to form a white LED chip.

本发明的有益效果: Beneficial effects of the present invention:

本发明给出了一种晶圆级薄膜倒装芯片的制备方法,该制备方法生产效率高、成本低。采用本发明的方法制备的薄膜倒装芯片免打线而且很容易做成白光,给降低LED照明成本提供了一种解决方案。 The invention provides a method for preparing a wafer-level film flip chip, which has high production efficiency and low cost. The thin-film flip-chip prepared by the method of the invention is free of wiring and is easy to produce white light, which provides a solution for reducing the cost of LED lighting.

附图说明 Description of drawings

图1至图10为本发明一个实施例的制备过程的示意图。 1 to 10 are schematic diagrams of the preparation process of an embodiment of the present invention.

图中标识说明: Instructions for identification in the figure:

1为生长衬底,2为缓冲层,3为N型GaN层,4为多量子阱层,5为P型GaN层,6为反射金属层,7为第一沟槽,8为N电极孔,9为第一绝缘层,10为P电极孔,11为电流扩散金属层,12为第一凹槽,13为第二沟槽,14为第二绝缘层,15为第二凹槽,16为导电柱子,17为绝缘材料层。 1 is the growth substrate, 2 is the buffer layer, 3 is the N-type GaN layer, 4 is the multi-quantum well layer, 5 is the P-type GaN layer, 6 is the reflective metal layer, 7 is the first groove, 8 is the N electrode hole , 9 is the first insulating layer, 10 is the P electrode hole, 11 is the current diffusion metal layer, 12 is the first groove, 13 is the second groove, 14 is the second insulating layer, 15 is the second groove, 16 17 is a conductive pillar, and 17 is an insulating material layer.

具体实施方式 detailed description

如图1至图10所示,本发明提供一种晶圆级薄膜倒装LED芯片的制备方法。 As shown in FIGS. 1 to 10 , the present invention provides a method for preparing wafer-level thin-film flip-chip LED chips.

如图1所示在生长衬底1上依次生长缓冲层2、N型GaN层3、多量子阱层4、P型GaN层5和反射金属层6。 As shown in FIG. 1 , a buffer layer 2 , an N-type GaN layer 3 , a multi-quantum well layer 4 , a P-type GaN layer 5 and a reflective metal layer 6 are sequentially grown on a growth substrate 1 .

如图2所示,在所述反射金属层6的表面部分区域刻蚀至暴露出N型GaN层形成第一沟槽7和N电极孔8。 As shown in FIG. 2 , the first groove 7 and the N electrode hole 8 are formed by etching the surface part of the reflective metal layer 6 to expose the N-type GaN layer.

如图3所示,在反射金属层6上沉积一层第一绝缘层9,第一绝缘层9覆盖了第一沟槽7及N电极孔8的侧壁,在所述覆盖在反射金属层6上的第一绝缘层9的部分区域形成多个P电极孔10,所述P电极孔10的深度至反射金属层6,如图4所示。 As shown in Figure 3, a layer of first insulating layer 9 is deposited on the reflective metal layer 6, the first insulating layer 9 covers the side walls of the first groove 7 and the N electrode hole 8, and on the reflective metal layer covered A plurality of P electrode holes 10 are formed in a partial area of the first insulating layer 9 on the 6 , and the depth of the P electrode holes 10 reaches the reflective metal layer 6 , as shown in FIG. 4 .

如图5所示,在第一绝缘层9上沉积一层电流扩散金属层11,所述电流扩散金属层11覆盖了N电极孔8和P电极孔10,在所述电流扩散金属层11的部分区域形成多个第一凹槽12和第二沟槽13,所述第一凹槽12和第二沟槽13的深度至第一绝缘层9。 As shown in Figure 5, a current spreading metal layer 11 is deposited on the first insulating layer 9, and the current spreading metal layer 11 covers the N electrode hole 8 and the P electrode hole 10, and the current spreading metal layer 11 A plurality of first grooves 12 and second grooves 13 are formed in some areas, and the depths of the first grooves 12 and second grooves 13 reach the first insulating layer 9 .

如图6所示,在电流扩散金属层11上沉积一层第二绝缘层14,第二绝缘层14覆盖了第一凹槽12和第二沟槽13从而与第一绝缘层9连通,在第二绝缘层14的部分区域形成一个第二凹槽15,所述第二凹槽15的深度至电流扩散金属层11。 As shown in FIG. 6, a second insulating layer 14 is deposited on the current spreading metal layer 11, and the second insulating layer 14 covers the first groove 12 and the second groove 13 so as to communicate with the first insulating layer 9. Part of the second insulating layer 14 forms a second groove 15 , and the depth of the second groove 15 reaches the current diffusion metal layer 11 .

如图7所示,采用植球法在所述第二绝缘层14上形成导电柱子16,导电柱子16的个数与第二凹槽14的个数相符并覆盖了第二凹槽14。 As shown in FIG. 7 , conductive pillars 16 are formed on the second insulating layer 14 by a ball planting method, and the number of conductive pillars 16 matches the number of the second grooves 14 and covers the second grooves 14 .

如图8所示,在金属柱子16的四周填充一绝缘材料17,所述绝缘材料17覆盖了整个晶圆片。如图9所示,对绝缘层材料17进行平坦化处理,暴露出金属柱子15。剥离生长衬底1和缓冲层2,暴露出N型GaN层,沿沟槽进行切割,形成单颗芯片,如图10所示。 As shown in FIG. 8 , an insulating material 17 is filled around the metal pillar 16 , and the insulating material 17 covers the entire wafer. As shown in FIG. 9 , the insulating layer material 17 is planarized to expose the metal pillars 15 . The growth substrate 1 and the buffer layer 2 are peeled off to expose the N-type GaN layer, and cut along the trench to form a single chip, as shown in FIG. 10 .

以上所述,仅为本发明中的具体实施方式,但本发明的保护范围并不局限于此,任何熟悉该技术的人在本发明所揭露的技术范围内,可轻易想到的变换或替换都应涵盖在本发明的保护范围之内。因此,本发明的保护范围应该以权利要求书的保护范围为准。 The above is only a specific implementation mode in the present invention, but the scope of protection of the present invention is not limited thereto. Anyone who is familiar with the technology can easily think of changes or replacements within the technical scope disclosed in the present invention. Should be covered within the protection scope of the present invention. Therefore, the protection scope of the present invention should be determined by the protection scope of the claims.

Claims (8)

1.一种晶圆级薄膜倒装LED芯片的制备方法,包括 1. A method for preparing a wafer-level thin-film flip-chip LED chip, comprising 在生长衬底上依次生长缓冲层、N型GaN层、多量子阱层、P型GaN层和反射金属层; Growing a buffer layer, an N-type GaN layer, a multi-quantum well layer, a P-type GaN layer and a reflective metal layer sequentially on the growth substrate; 其特征在于,在所述反射金属层表面部分区域刻蚀至暴露出N型GaN层形成N电极孔和第一沟槽; It is characterized in that an N-electrode hole and a first trench are formed by etching a part of the surface of the reflective metal layer until the N-type GaN layer is exposed; 在所述反射金属层上沉积一层第一绝缘层,所述第一绝缘层覆盖了所述N电极孔的侧壁及所述第一沟槽; Depositing a first insulating layer on the reflective metal layer, the first insulating layer covers the sidewall of the N electrode hole and the first groove; 在所述覆盖在反射金属层上的第一绝缘层的部分区域形成多个P电极孔,所述P电极孔的深度至反射金属层; Forming a plurality of P electrode holes in a partial area of the first insulating layer covering the reflective metal layer, the depth of the P electrode holes reaching the reflective metal layer; 在所述第一绝缘层上沉积一层电流扩散金属层,所述电流扩散金属层覆盖了所述N电极孔和P电极孔; Depositing a current spreading metal layer on the first insulating layer, the current spreading metal layer covers the N electrode hole and the P electrode hole; 在所述电流扩散金属层的部分区域形成多个第一凹槽和第二沟槽,所述第一凹槽和第二沟槽的深度至第一绝缘层; forming a plurality of first grooves and second grooves in a partial region of the current diffusion metal layer, the depth of the first grooves and the second grooves reaching the first insulating layer; 在所述电流扩散金属层上沉积一层第二绝缘层,所述第二绝缘层覆盖了所述第一凹槽和第二沟槽与第一绝缘层连通; Depositing a second insulating layer on the current diffusion metal layer, the second insulating layer covers the first groove and the second groove and communicates with the first insulating layer; 在所述第二绝缘层的部分区域形成多个第二凹槽,所述第二凹槽的深度至电流扩散金属层; forming a plurality of second grooves in a partial region of the second insulating layer, the depth of the second grooves reaching the current diffusion metal layer; 在所述第二绝缘层上制备导电柱子,所述导电柱子覆盖了所述第二凹槽,并互相隔离; preparing conductive pillars on the second insulating layer, the conductive pillars cover the second groove and are isolated from each other; 在所述导电柱子四周填充绝缘材料层,所述绝缘材料层覆盖了整个晶圆片; filling an insulating material layer around the conductive pillars, and the insulating material layer covers the entire wafer; 对所述晶圆片上的绝缘材料做平坦化处理,使导电柱子暴露; performing planarization treatment on the insulating material on the wafer to expose the conductive pillars; 剥离生长衬底和缓冲层使N型GaN层暴露; Peel off the growth substrate and buffer layer to expose the N-type GaN layer; 沿着沟槽进行切割,形成单颗芯片。 Slicing is performed along the trenches to form individual chips. 2.根据权利要求1所述的一种晶圆级薄膜倒装LED芯片的制备方法,其特征在于所述反射金属层的材料为下列中的一种:Ag、Al、Ni、Ni-Ag合金、Al-Ni合金、Ag-Ni-Al合金。 2. A method for preparing a wafer-level thin-film flip-chip LED chip according to claim 1, wherein the material of the reflective metal layer is one of the following: Ag, Al, Ni, Ni-Ag alloy , Al-Ni alloy, Ag-Ni-Al alloy. 3.根据权利要求1所述的一种晶圆级薄膜倒装LED芯片的制备方法,其特征在于所述第一绝缘层和第二绝缘层的材料为下列中的一种或多种:SiO2、SiN、Al2O33. A method for preparing a wafer-level thin-film flip-chip LED chip according to claim 1, wherein the material of the first insulating layer and the second insulating layer is one or more of the following: SiO 2. SiN, Al 2 O 3 . 4.根据权利要求1所述的一种晶圆级薄膜倒装LED芯片的制备方法,其特征在于所述导电柱子的材料为下列材料中的一种或多种:金属、半导体。 4. A method for preparing a wafer-level thin-film flip-chip LED chip according to claim 1, wherein the material of the conductive pillar is one or more of the following materials: metal and semiconductor. 5.根据权利要求1所述的一种晶圆级薄膜倒装LED芯片的制备方法,其特征在于所述制备导电柱子的方法为下列方法中的一种或多种:压焊、植球、电镀、化学镀。 5. A method for preparing a wafer-level thin-film flip-chip LED chip according to claim 1, wherein the method for preparing conductive pillars is one or more of the following methods: pressure bonding, ball planting, Electroplating, chemical plating. 6.根据权利要求1所述的一种晶圆级薄膜倒装LED芯片的制备方法,其特征在于所述绝缘材料层的材料为下列中的一种或多种:硅胶、水玻璃、环氧树脂、聚酰亚胺、光刻胶、塑料。 6. A method for preparing a wafer-level thin film flip-chip LED chip according to claim 1, wherein the material of the insulating material layer is one or more of the following: silica gel, water glass, epoxy Resins, polyimides, photoresists, plastics. 7.根据权利要求1所述的一种晶圆级薄膜倒装LED芯片的制备方法,其特征在于所述制备方法还包括对N型GaN层进行表面粗化处理。 7 . The method for preparing a wafer-level thin-film flip-chip LED chip according to claim 1 , wherein the method further comprises roughening the surface of the N-type GaN layer. 8.根据权利要求1或6所述的一种晶圆级薄膜倒装LED芯片的制备方法,其特征在于所述制备方法还包括在N型GaN层表面放置荧光薄膜制成白光LED芯片。 8. A method for preparing a wafer-level thin-film flip-chip LED chip according to claim 1 or 6, characterized in that the preparation method further comprises placing a fluorescent film on the surface of the N-type GaN layer to make a white LED chip.
CN201410269774.4A 2014-06-18 2014-06-18 Preparation method of wafer level thin-film flip LED chip Pending CN105244419A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201410269774.4A CN105244419A (en) 2014-06-18 2014-06-18 Preparation method of wafer level thin-film flip LED chip

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201410269774.4A CN105244419A (en) 2014-06-18 2014-06-18 Preparation method of wafer level thin-film flip LED chip

Publications (1)

Publication Number Publication Date
CN105244419A true CN105244419A (en) 2016-01-13

Family

ID=55041985

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410269774.4A Pending CN105244419A (en) 2014-06-18 2014-06-18 Preparation method of wafer level thin-film flip LED chip

Country Status (1)

Country Link
CN (1) CN105244419A (en)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105932143A (en) * 2016-06-16 2016-09-07 佛山市国星半导体技术有限公司 A method of manufacturing a flip-chip LED chip
CN107833903A (en) * 2016-09-15 2018-03-23 伊乐视有限公司 Emissive display with light management system
CN108511579A (en) * 2018-04-19 2018-09-07 韩继辉 A kind of manufacturing method of area source
CN108511578A (en) * 2018-04-19 2018-09-07 庄明磊 A kind of LED illumination panel
CN109616564A (en) * 2018-10-26 2019-04-12 华灿光电(苏州)有限公司 A flip-chip LED chip and method of making the same
CN109638125A (en) * 2018-10-26 2019-04-16 华灿光电(苏州)有限公司 A kind of flip LED chips and preparation method thereof
CN111261766A (en) * 2020-01-21 2020-06-09 厦门乾照光电股份有限公司 Flip film LED chip structure and preparation method thereof

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120074441A1 (en) * 2010-09-24 2012-03-29 Seoul Semiconductor Co., Ltd. Wafer-level light emitting diode package and method of fabricating the same
CN103311261A (en) * 2013-05-24 2013-09-18 安徽三安光电有限公司 Integrated LED (Light Emitting Diode) light emitting device and manufacturing method thereof
CN103682004A (en) * 2012-09-07 2014-03-26 晶能光电(江西)有限公司 Light emitting diode flip chip for improving light-out rate and preparation method thereof

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120074441A1 (en) * 2010-09-24 2012-03-29 Seoul Semiconductor Co., Ltd. Wafer-level light emitting diode package and method of fabricating the same
CN103682004A (en) * 2012-09-07 2014-03-26 晶能光电(江西)有限公司 Light emitting diode flip chip for improving light-out rate and preparation method thereof
CN103311261A (en) * 2013-05-24 2013-09-18 安徽三安光电有限公司 Integrated LED (Light Emitting Diode) light emitting device and manufacturing method thereof

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105932143A (en) * 2016-06-16 2016-09-07 佛山市国星半导体技术有限公司 A method of manufacturing a flip-chip LED chip
CN105932143B (en) * 2016-06-16 2018-06-22 佛山市国星半导体技术有限公司 A kind of manufacturing method of flip LED chips
CN107833903A (en) * 2016-09-15 2018-03-23 伊乐视有限公司 Emissive display with light management system
CN107833903B (en) * 2016-09-15 2022-10-18 伊乐视有限公司 Light emitting display with light management system
CN108511579A (en) * 2018-04-19 2018-09-07 韩继辉 A kind of manufacturing method of area source
CN108511578A (en) * 2018-04-19 2018-09-07 庄明磊 A kind of LED illumination panel
CN109616564A (en) * 2018-10-26 2019-04-12 华灿光电(苏州)有限公司 A flip-chip LED chip and method of making the same
CN109638125A (en) * 2018-10-26 2019-04-16 华灿光电(苏州)有限公司 A kind of flip LED chips and preparation method thereof
CN111261766A (en) * 2020-01-21 2020-06-09 厦门乾照光电股份有限公司 Flip film LED chip structure and preparation method thereof

Similar Documents

Publication Publication Date Title
CN105244419A (en) Preparation method of wafer level thin-film flip LED chip
CN102117869B (en) Method for stripping substrate of LED
TWI476946B (en) Light-emitting diode device and method for fabricating the same
CN104409466B (en) Upside-down mounting baroluminescence device and preparation method thereof
CN104576872B (en) Semiconductor LED chip and manufacturing method thereof
CN101997074A (en) LED (Light Emitting Diode) surface patch type encapsulating structure based on silicon base plate and encapsulating method thereof
CN102683534A (en) Vertical type alternating-current light-emitting diode device and manufacturing method thereof
CN102231421B (en) Light-emitting diode package structure manufacturing method
CN103748700A (en) Substrate with dimples and vias for LED packaging
CN103647012A (en) Chip transfer method for LED (light-emitting diode) wafer level package
CN201904369U (en) LED (light emitting diode) surface-mounting package structure based on silicon substrate
CN102969422B (en) Manufacturing method of LED (Light Emitted Diode) with high light transmittance and inverted structure
CN104638086A (en) LED (light-emitting diode) chip of three-dimensional electrode structure with high current density
CN101640240A (en) Manufacturing method of light-emitting diode (LED)
CN105428471A (en) Thin film flip LED chip and preparation method thereof and white light LED chip
CN105336706A (en) Preparation method for high voltage LED chip
CN103700736A (en) Selective laser lift-off method of gallium nitride-based epitaxial film
CN103441212B (en) The processing technology of LED chip, LED chip structure and LED encapsulation structure
CN106299040A (en) The manufacture method of a kind of thin film flipped light emitting assembly and thin film flipped light emitting assembly thereof
CN102214746B (en) Method for manufacturing gallium nitride-based power LED (Light-Emitting Diode) chip
CN102299226B (en) LED (light emitting diode) with vertical structure and manufacturing method thereof
CN106449931A (en) LED flip chip passivation deposition method
CN102544283B (en) Light emitting diode array chip structure and preparation method thereof
CN202523712U (en) Array type true color light emitting diode chip
CN104241471A (en) Vertical-structure LED chip and manufacturing method thereof

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20160113