CN102800599B - Bump process and its structure - Google Patents
Bump process and its structure Download PDFInfo
- Publication number
- CN102800599B CN102800599B CN201110146922.XA CN201110146922A CN102800599B CN 102800599 B CN102800599 B CN 102800599B CN 201110146922 A CN201110146922 A CN 201110146922A CN 102800599 B CN102800599 B CN 102800599B
- Authority
- CN
- China
- Prior art keywords
- layer
- peripheral wall
- copper
- ring
- protection
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/01—Manufacture or treatment
- H10W72/012—Manufacture or treatment of bump connectors, dummy bumps or thermal bumps
Landscapes
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
技术领域technical field
本发明是有关于一种凸块工艺,特别是有关于一种可防止短路的凸块工艺。The present invention relates to a bump technology, in particular to a bump technology capable of preventing short circuit.
背景技术Background technique
如图1A至图1H,现有习知凸块工艺至少包含下列步骤:首先,请参阅图1A,提供一基板10,该基板10具有一表面11、多个设置于该表面11的焊垫12及一形成于该表面11的保护层13,该保护层13显露该些焊垫12;接着,请参阅图1B,形成一含铜金属层20与该些焊垫12及该保护层13;之后,请参阅图1C,形成一光阻层30于该含铜金属层20;接着,请参阅图1D,图案化该光阻层30以形成多个开口31;之后,请参阅图1E,形成多个铜凸块40在该些开口31内,各该铜凸块40具有一第一外周壁41;接着,请参阅图1F,形成一导接层50与该些铜凸块40;之后,请参阅图1G,移除该光阻层30,最后,请参阅图1H,利用刻蚀方法移除未被该些铜凸块40覆盖的该含铜金属层20以形成一凸块下金属层21,各该凸块下金属层21具有一第二外周壁21a,在进行移除未被该些铜凸块40覆盖的该含铜金属层20的步骤时,由于该些铜凸块40的材质包含有铜,因此该些铜凸块40会同时与该含铜金属层20一起被刻蚀而导致该些铜凸块40的该些第一外周壁41产生凹陷的情形,且该些凸块下金属层21的该些第二外周壁21a凹陷的程度更大于该些铜凸块40的该些第一外周壁41,此外,由于该些第一外周壁41及该些第二外周壁21a凹陷且裸露,因此容易造成铜离子游离的现象而导致短路的情形发生。As shown in FIGS. 1A to 1H , the conventional bumping process includes at least the following steps: First, referring to FIG. 1A , a substrate 10 is provided, and the substrate 10 has a surface 11 and a plurality of soldering pads 12 disposed on the surface 11. And a protection layer 13 formed on the surface 11, the protection layer 13 exposes the pads 12; then, referring to FIG. 1B, a copper-containing metal layer 20, the pads 12 and the protection layer 13 are formed; , see FIG. 1C, form a photoresist layer 30 on the copper-containing metal layer 20; then, see FIG. 1D, pattern the photoresist layer 30 to form a plurality of openings 31; then, see FIG. 1E, form multiple A copper bump 40 is in these openings 31, and each of these copper bumps 40 has a first peripheral wall 41; Then, referring to FIG. 1F, a conductive layer 50 and these copper bumps 40 are formed; Referring to FIG. 1G, the photoresist layer 30 is removed. Finally, referring to FIG. 1H, the copper-containing metal layer 20 not covered by the copper bumps 40 is removed by etching to form an UBM layer 21. , each of the UBM layers 21 has a second peripheral wall 21a, when the step of removing the copper-containing metal layer 20 not covered by the copper bumps 40 is performed, due to the material of the copper bumps 40 contains copper, so the copper bumps 40 will be etched together with the copper-containing metal layer 20 to cause the first peripheral walls 41 of the copper bumps 40 to be recessed, and the bumps The second peripheral walls 21a of the lower metal layer 21 are more recessed than the first peripheral walls 41 of the copper bumps 40. In addition, because the first peripheral walls 41 and the second peripheral walls 21a It is recessed and exposed, so it is easy to cause copper ions to dissociate and cause a short circuit.
由此可见,上述现有的凸块工艺在结构与使用上,显然仍存在有不便与缺陷,而亟待加以进一步改进。因此如何能创设一种新型结构凸块工艺及其结构,亦成为当前业界极需改进的目标。It can be seen that the above-mentioned existing bump technology obviously still has inconvenience and defects in structure and use, and needs to be further improved urgently. Therefore, how to create a new type of structural bump technology and its structure has also become a goal that needs to be improved in the current industry.
发明内容Contents of the invention
本发明的目的在于,克服现有的凸块工艺存在的缺陷,而提供一种新型结构的凸块工艺及其结构,所要解决的技术问题是使其因此可避免该些凸块下金属层的该些第一外周壁及该些铜凸块的该些第二外周壁裸露而造成铜离子游离导致短路的情形,非常适于实用。The purpose of the present invention is to overcome the defects of the existing bump technology, and provide a new structure of the bump technology and its structure, the technical problem to be solved is to make it avoid the metal layer under the bump The situation that the first peripheral walls and the second peripheral walls of the copper bumps are exposed to cause copper ions to dissociate and cause a short circuit is very suitable for practical use.
本发明的目的及解决其技术问题是采用以下技术方案来实现的。依据本发明提出的一种凸块工艺,其中至少包含:提供一基板,该基板具有一表面、多个焊垫及一第一保护层,该些焊垫设置于该表面,该第一保护层形成于该表面并显露该些焊垫;形成一含铜金属层于该些焊垫及该第一保护层,该含铜金属层具有多个第一区及多个第二区;形成一光阻层于该含铜金属层;图案化该光阻层以形成多个开口,该些开口对应该些第一区;形成多个铜凸块在该些开口内,各该铜凸块覆盖该含铜金属层的各该第一区且各该铜凸块具有一第一顶面;形成一导接层于该些铜凸块的该些第一顶面,该导接层具有一第二顶面且该导接层包含有一镍层及一接合层,该镍层位于该铜凸块与该接合层之间;移除该光阻层;移除该含铜金属层的该些第二区以显露出该第一保护层,并使该含铜金属层的各该第一区形成一凸块下金属层,其中各该凸块下金属层具有一第一外周壁,各该铜凸块具有一第二外周壁,该导接层具有一第三外周壁,该第三外周壁与该第二外周壁之间具有一第一间距,该第三外周壁与该第一外周壁之间具有一第二间距且该导接层及该第一保护层之间具有一容置空间,该容置空间环绕该第一外周壁及该第二外周壁,且该容置空间具有一对应于该第一外周壁的第一容置部及一对应于该第二外周壁的第二容置部;形成一第二保护层于该导接层的该第二顶面、该些凸块下金属层的该些第一外周壁、该些铜凸块的该些第二外周壁、该导接层的该第三外周壁、该第一保护层、该第一容置部及该第二容置部;以及移除位于该导接层的该第二顶面、该导接层的该第三外周壁及该第一保护层的该第二保护层,以使位于该第一容置部的该第二保护层形成一第一保护环及使位于该第二容置部的该第二保护层形成一第二保护环。The purpose of the present invention and the solution to its technical problems are achieved by adopting the following technical solutions. A bumping process proposed according to the present invention at least includes: providing a substrate, the substrate has a surface, a plurality of pads and a first protection layer, the pads are arranged on the surface, the first protection layer Formed on the surface and exposing the pads; forming a copper-containing metal layer on the pads and the first protective layer, the copper-containing metal layer has a plurality of first regions and a plurality of second regions; forming a photo resist layer on the copper-containing metal layer; pattern the photoresist layer to form a plurality of openings, the openings correspond to the first regions; form a plurality of copper bumps in the openings, each of the copper bumps covers the Each of the first areas of the copper-containing metal layer and each of the copper bumps have a first top surface; a conductive layer is formed on the first top surfaces of the copper bumps, and the conductive layer has a second The top surface and the conductive layer include a nickel layer and a bonding layer, the nickel layer is located between the copper bump and the bonding layer; the photoresist layer is removed; the second layers of the copper-containing metal layer are removed region to expose the first protection layer, and make each of the first regions of the copper-containing metal layer form an under bump metallurgy layer, wherein each of the under bump metallurgy layers has a first peripheral wall, and each of the copper bumps The block has a second peripheral wall, the conductive layer has a third peripheral wall, there is a first distance between the third peripheral wall and the second peripheral wall, and the distance between the third peripheral wall and the first peripheral wall There is a second distance between the conductive layer and the first protective layer, and there is an accommodating space surrounding the first peripheral wall and the second peripheral wall, and the accommodating space has a corresponding A first accommodating portion of the first peripheral wall and a second accommodating portion corresponding to the second peripheral wall; a second protective layer is formed on the second top surface of the conductive layer, the bumps The first peripheral walls of the lower metal layer, the second peripheral walls of the copper bumps, the third peripheral wall of the conductive layer, the first protection layer, the first accommodating portion and the second two accommodation parts; and remove the second top surface of the conduction layer, the third peripheral wall of the conduction layer and the second protection layer of the first protection layer, so that the second protection layer located in the first accommodation The second protection layer at the placement part forms a first protection ring and the second protection layer at the second accommodation part forms a second protection ring.
本发明的目的及解决其技术问题还可采用以下技术措施进一步实现。The purpose of the present invention and its technical problems can also be further realized by adopting the following technical measures.
前述的凸块工艺,其中所述的该第三外周壁具有一第三外周长,该第二外周壁具有一第二外周长,该第一外周壁具有一第一外周长,该第三外周长大于该第二外周长,该第二外周长不小于该第一外周长。The aforementioned bump process, wherein the third outer peripheral wall has a third outer peripheral length, the second outer peripheral wall has a second outer peripheral length, the first outer peripheral wall has a first outer peripheral length, and the third outer peripheral wall longer than the second outer perimeter, and the second outer perimeter is not smaller than the first outer perimeter.
前述的凸块工艺,其中所述的该第二间距不小于该第一间距。In the aforementioned bump process, the second pitch is not smaller than the first pitch.
前述的凸块工艺,其中所述的该第二保护层选自于氧化物或氮化物其中之一。In the aforementioned bump process, the second protective layer is selected from one of oxide and nitride.
前述的凸块工艺,其中所述的该氮化物可为氮化硅、氮氧化硅或其混合体其中之一。In the aforementioned bump process, the nitride may be one of silicon nitride, silicon oxynitride or a mixture thereof.
前述的凸块工艺,其中所述的该氧化物可为二氧化硅、氮氧化硅或其混合体其中之一。In the aforementioned bump process, the oxide may be one of silicon dioxide, silicon oxynitride or a mixture thereof.
前述的凸块工艺,其中所述的该第一保护环具有一第一环壁,该第二保护环具有一第二环壁,该第一环壁、该第二环壁及该第三外周壁为平齐。The aforementioned bump process, wherein the first guard ring has a first ring wall, the second guard ring has a second ring wall, the first ring wall, the second ring wall and the third outer circumference The walls are flush.
本发明的目的及解决其技术问题还采用以下技术方案来实现。依据本发明提出的一种凸块结构,其中至少包含:一基板,其具有一表面、多个焊垫及一第一保护层,该些焊垫设置于该表面,该第一保护层形成于该表面并显露该些焊垫;多个凸块下金属层,各该凸块下金属层具有一第一外周壁;多个铜凸块,其形成于该些凸块下金属层上,各该铜凸块具有一第一顶面及一第二外周壁;一导接层,其形成于该些铜凸块的该些第一顶面,该导接层具有一第二顶面及一第三外周壁,且该导接层包含有一镍层及一接合层,该镍层位于该铜凸块与该接合层之间,其中该第三外周壁与该第二外周壁之间具有一第一间距,该第三外周壁与该第一外周壁之间具有一第二间距且该导接层及该第一保护层之间具有一容置空间,该容置空间环绕该第一外周壁及该第二外周壁,且该容置空间具有一对应于该第一外周壁的第一容置部及一对应于该第二外周壁的第二容置部;一第一保护环,其形成于该第一容置部;以及一第二保护环,其形成于该第二容置部。The purpose of the present invention and the solution to its technical problem also adopt the following technical solutions to achieve. A bump structure proposed according to the present invention at least includes: a substrate having a surface, a plurality of solder pads and a first protective layer, the solder pads are arranged on the surface, and the first protective layer is formed on The surface exposes the pads; a plurality of UBM layers, each of which has a first peripheral wall; a plurality of copper bumps formed on the UBM layers, each of which has a first peripheral wall The copper bump has a first top surface and a second peripheral wall; a conductive layer is formed on the first top surfaces of the copper bumps, and the conductive layer has a second top surface and a The third peripheral wall, and the conductive layer includes a nickel layer and a bonding layer, the nickel layer is located between the copper bump and the bonding layer, wherein there is a gap between the third peripheral wall and the second peripheral wall The first distance, there is a second distance between the third peripheral wall and the first peripheral wall, and there is an accommodating space between the conductive layer and the first protective layer, and the accommodating space surrounds the first peripheral wall wall and the second outer peripheral wall, and the accommodating space has a first accommodating portion corresponding to the first outer peripheral wall and a second accommodating portion corresponding to the second outer peripheral wall; a first protective ring, It is formed in the first accommodating portion; and a second protection ring is formed in the second accommodating portion.
本发明的目的及解决其技术问题还可采用以下技术措施进一步实现。The purpose of the present invention and its technical problems can also be further realized by adopting the following technical measures.
前述的凸块结构,其中所述的该第一保护环连接该第二保护环。In the aforementioned bump structure, the first guard ring is connected to the second guard ring.
前述的凸块结构,其中所述的该第一保护环具有一第一环壁,该第二保护环具有一第二环壁,该第一环壁、该第二环壁及该第三外周壁为平齐。The aforementioned bump structure, wherein the first protection ring has a first ring wall, the second protection ring has a second ring wall, the first ring wall, the second ring wall and the third outer circumference The walls are flush.
本发明与现有技术相比具有明显的优点和有益效果。由以上技术方案可知,本发明的主要技术内容如下:在于提供一种凸块工艺,其包含提供一基板,该基板具有一表面、多个焊垫及一第一保护层,该些焊垫设置于该表面,该第一保护层形成于该表面并显露该些焊垫;形成一含铜金属层于该些焊垫及该第一保护层,该含铜金属层具有多个第一区及多个第二区;形成一光阻层于该含铜金属层;图案化该光阻层以形成多个开口,该些开口对应该些第一区;形成多个铜凸块在该些开口内,各该铜凸块覆盖该含铜金属层的各该第一区且各该铜凸块具有一第一顶面;形成一导接层于该些铜凸块的该些第一顶面,该导接层具有一第二顶面且该导接层包含有一镍层及一接合层,该镍层位于该铜凸块与该接合层之间;移除该光阻层;移除该含铜金属层的该些第二区以显露出该第一保护层,并使该含铜金属层的各该第一区形成一凸块下金属层,其中各该凸块下金属层具有一第一外周壁,各该铜凸块具有一第二外周壁,该导接层具有一第三外周壁,该第三外周壁与该第二外周壁之间具有一第一间距,该第三外周壁与该第一外周壁之间具有一第二间距且该导接层及该第一保护层之间具有一容置空间,该容置空间环绕该第一外周壁及该第二外周壁,且该容置空间具有一对应于该第一外周壁的第一容置部及一对应于该第二外周壁的第二容置部;形成一第二保护层于该导接层的该第二顶面、该些凸块下金属层的该些第一外周壁、该些铜凸块的该些第二外周壁、该导接层的该第三外周壁、该第一保护层、该第一容置部及该第二容置部;以及移除位于该导接层的该第二顶面、该导接层的该第三外周壁及该第一保护层的该第二保护层,以使位于该第一容置部的该第二保护层形成一第一保护环及使位于该第二容置部的该第二保护层形成一第二保护环。Compared with the prior art, the present invention has obvious advantages and beneficial effects. It can be seen from the above technical solutions that the main technical content of the present invention is as follows: to provide a bumping process, which includes providing a substrate with a surface, a plurality of solder pads and a first protection layer, and the solder pads are set On the surface, the first protection layer is formed on the surface and exposes the pads; a copper-containing metal layer is formed on the pads and the first protection layer, and the copper-containing metal layer has a plurality of first regions and A plurality of second regions; forming a photoresist layer on the copper-containing metal layer; patterning the photoresist layer to form a plurality of openings, the openings corresponding to the first regions; forming a plurality of copper bumps in the openings Inside, each of the copper bumps covers each of the first regions of the copper-containing metal layer and each of the copper bumps has a first top surface; a conductive layer is formed on the first top surfaces of the copper bumps , the conductive layer has a second top surface and the conductive layer includes a nickel layer and a bonding layer, the nickel layer is located between the copper bump and the bonding layer; removing the photoresist layer; removing the The second regions of the copper-containing metal layer expose the first protection layer, and each of the first regions of the copper-containing metal layer forms an UBM layer, wherein each of the UBM layers has an The first peripheral wall, each of the copper bumps has a second peripheral wall, the conductive layer has a third peripheral wall, there is a first distance between the third peripheral wall and the second peripheral wall, and the third peripheral wall has a first distance from the second peripheral wall. There is a second distance between the outer peripheral wall and the first outer peripheral wall, and there is an accommodating space between the conductive layer and the first protective layer, and the accommodating space surrounds the first outer peripheral wall and the second outer peripheral wall , and the accommodating space has a first accommodating portion corresponding to the first peripheral wall and a second accommodating portion corresponding to the second peripheral wall; a second protective layer is formed on the conductive layer the second top surface, the first peripheral walls of the UBM layers, the second peripheral walls of the copper bumps, the third peripheral wall of the conductive layer, the first protection layer, the first accommodating portion and the second accommodating portion; and removing the second protection located on the second top surface of the conducting layer, the third peripheral wall of the conducting layer and the first protection layer layers, so that the second protection layer located in the first accommodation part forms a first protection ring and the second protection layer located in the second accommodation part forms a second protection ring.
借由上述技术方案,本发明凸块工艺及其结构至少具有下列优点及有益效果:由于环绕该些凸块下金属层的该些第一容置部形成有该些第一保护环,环绕该些铜凸块的该些第二容置部形成有该些第二保护环,因此可避免该些凸块下金属层的该些第一外周壁及该些铜凸块的该些第二外周壁裸露而造成铜离子游离导致短路的情形。With the above-mentioned technical solution, the bumping process and its structure of the present invention have at least the following advantages and beneficial effects: Since the first protection rings are formed around the first receiving portions of the UBM layers, the surrounding The second receiving portions of the copper bumps are formed with the second guard rings, so that the first peripheral walls of the UBM layers and the second peripheral walls of the copper bumps can be avoided. The wall is exposed to cause copper ions to dissociate and cause a short circuit.
上述说明仅是本发明技术方案的概述,为了能够更清楚了解本发明的技术手段,而可依照说明书的内容予以实施,并且为了让本发明的上述和其它目的、特征和优点能够更明显易懂,以下特举较佳实施例,并配合附图,详细说明如下。The above description is only an overview of the technical solution of the present invention. In order to better understand the technical means of the present invention, it can be implemented according to the contents of the description, and in order to make the above and other purposes, features and advantages of the present invention more obvious and understandable , the following preferred embodiments are specifically cited below, and are described in detail as follows in conjunction with the accompanying drawings.
附图说明Description of drawings
图1A至图1H是现有习知凸块工艺的截面示意图。1A to 1H are schematic cross-sectional views of a conventional bumping process.
图2A至图2J是依据本发明的一较佳实施例,一种凸块工艺的截面示意图。2A to 2J are schematic cross-sectional views of a bump process according to a preferred embodiment of the present invention.
10: 基板 11: 表面10: Substrate 11: Surface
12: 焊垫 13: 保护层12: Welding pad 13: Protective layer
20: 含铜金属层 21: 凸块下金属层20: copper-containing metal layer 21: under-bump metal layer
21a: 第二外周壁21a: Second peripheral wall
30: 光阻层 31: 开口30: photoresist layer 31: opening
40: 铜凸块 41: 第一外周壁40: copper bump 41: first peripheral wall
50: 导接层50: Conductive layer
100: 凸块结构100: bump structure
110: 基板 111: 表面110: Substrate 111: Surface
112: 焊垫 113: 第一保护层112: Welding pad 113: The first protective layer
120: 含铜金属层 121: 第一区120: copper-containing metal layer 121: first zone
122: 第二区 123: 凸块下金属层122: Second area 123: UBM layer
123a: 第一外周壁123a: first peripheral wall
130: 光阻层 131: 开口130: photoresist layer 131: opening
140: 铜凸块 141: 第一顶面140: copper bump 141: first top surface
142: 第二外周壁142: second peripheral wall
150: 导接层 151: 第二顶面150: Conducting layer 151: Second top surface
152: 镍层 153: 接合层152: Nickel layer 153: Bonding layer
154: 第三外周壁154: third peripheral wall
160: 第二保护层 161: 第一保护环160: Second protective layer 161: First protective ring
161a: 第一环壁 162: 第二保护环161a: first ring wall 162: second protective ring
162a: 第二环壁162a: Second ring wall
D1: 第一间距 D2: 第二间距D1: first distance D2: second distance
L1: 第一外周长 L2: 第二外周长L1: first outer perimeter L2: second outer perimeter
L3: 第三外周长L3: third outer perimeter
S: 容置空间 S1:第一容置部S: storage space S1: first storage part
S2: 第二容置部S2: The second storage part
具体实施方式Detailed ways
为更进一步阐述本发明为达成预定发明目的所采取的技术手段及功效,以下结合附图及较佳实施例,对依据本发明提出的凸块工艺及其结构其具体实施方式、结构、特征及其功效,详细说明如后。In order to further explain the technical means and effects of the present invention to achieve the intended purpose of the invention, the specific implementation, structure, characteristics and structure of the bump technology and its structure proposed according to the present invention will be described below in conjunction with the accompanying drawings and preferred embodiments. Its effect is described in detail below.
请参阅图2A至图2J,其本发明的一较佳实施例,一种凸块工艺,其至少包含下列步骤:首先,请参阅图2A,提供一基板110,该基板110具有一表面111、多个焊垫112及一第一保护层113,该些焊垫112设置于该表面111,该第一保护层113形成于该表面111并显露该些焊垫112,该基板110的材质可选自于锗化硅基板、砷化镓基板或蓝宝石基板其中之一,该第一保护层113的材质可选自于二氧化硅、氮化硅、氮氧化硅或其混合体其中之一;接着,请参阅图2B,形成一含铜金属层120于该些焊垫112及该第一保护层113,该含铜金属层120具有多个第一区121及多个第二区122;之后,请参阅图2C,形成一光阻层130于该含铜金属层120;接着,请参阅图2D,图案化该光阻层130以形成多个开口131,该些开口131对应该些第一区121;之后,请参阅图2E,形成多个铜凸块140在该些开口131内,各该铜凸块140覆盖该含铜金属层120的各该第一区121且各该铜凸块140具有一第一顶面141;接着,请参阅图2F,形成一导接层150于该些铜凸块140的该些第一顶面141,该导接层150具有一第二顶面151且该导接层150包含有一镍层152及一接合层153,该镍层152位于该铜凸块140与该接合层153之间,该接合层153的材质可选自于金、银或铅其中之一,在本实施例中,该接合层153的材质为金;之后,请参阅图2G,移除该光阻层130;接着,请参阅图2H,移除该含铜金属层120的该些第二区122以显露出该第一保护层113,并使该含铜金属层120的各该第一区121形成一凸块下金属层123,其中各该凸块下金属层123具有一第一外周壁123a,各该铜凸块140具有一第二外周壁142,该导接层150具有一第三外周壁154,该第一外周壁123a具有一第一外周长L1,该第二外周壁142具有一第二外周长L2,该第三外周壁154具有一第三外周长L3,该第三外周长L3大于该第二外周长L2,该第二外周长L2不小于该第一外周长L1,该第三外周壁154与该第二外周壁142之间具有一第一间距D1,该第三外周壁154与该第一外周壁123a之间具有一第二间距D2,该第二间距D2不小于该第一间距D1,该导接层150及该第一保护层113之间具有一容置空间S,该容置空间S环绕该第一外周壁123a及该第二外周壁142,且该容置空间S具有一对应于该第一外周壁123a的第一容置部S1及一对应于该第二外周壁142的第二容置部S2;之后,请参阅图2I,形成一第二保护层160于该导接层150的该第二顶面151、该些凸块下金属层123的该些第一外周壁123a、该些铜凸块140的该些第二外周壁142、该导接层150的该第三外周壁154、该第一保护层113、该第一容置部S1及该第二容置部S2,该第二保护层160可选自于氧化物或氮化物其中之一,在本实施例中,该氮化物可为氮化硅,该氧化物可为二氧化硅;最后,请参阅图2J,移除位于该导接层150的该第二顶面151、该导接层150的该第三外周壁154及该第一保护层113的该第二保护层160,以使位于该第一容置部S1的该第二保护层160形成一第一保护环161,及使位于该第二容置部S2的该第二保护层160形成一第二保护环162以形成一凸块结构100,且该第一保护环161连接该第二保护环162。由于环绕该些凸块下金属层123的该些第一容置部S1形成有该些第一保护环161,环绕该些铜凸块140的该些第二容置部S2形成有该些第二保护环162,因此该些凸块下金属层123的该些第一外周壁123a及该些铜凸块140的该些第二外周壁142并无裸露,所以可避免铜离子游离而造成短路的情形。Please refer to FIG. 2A to FIG. 2J, a preferred embodiment of the present invention, a bumping process, which at least includes the following steps: first, please refer to FIG. 2A, providing a substrate 110, the substrate 110 has a surface 111, A plurality of welding pads 112 and a first protective layer 113, these welding pads 112 are arranged on the surface 111, the first protective layer 113 is formed on the surface 111 and exposes these welding pads 112, the material of the substrate 110 is optional From one of silicon germanium substrate, gallium arsenide substrate or sapphire substrate, the material of the first protective layer 113 can be selected from one of silicon dioxide, silicon nitride, silicon oxynitride or a mixture thereof; then , please refer to FIG. 2B, forming a copper-containing metal layer 120 on the pads 112 and the first protective layer 113, the copper-containing metal layer 120 has a plurality of first regions 121 and a plurality of second regions 122; after that, Referring to FIG. 2C, a photoresist layer 130 is formed on the copper-containing metal layer 120; then, please refer to FIG. 2D, the photoresist layer 130 is patterned to form a plurality of openings 131, and these openings 131 correspond to the first regions 121; after that, referring to FIG. 2E, a plurality of copper bumps 140 are formed in the openings 131, each of the copper bumps 140 covers each of the first regions 121 of the copper-containing metal layer 120 and each of the copper bumps 140 has a first top surface 141; then, referring to FIG. 2F, a conductive layer 150 is formed on the first top surfaces 141 of the copper bumps 140, the conductive layer 150 has a second top surface 151 and The conductive layer 150 includes a nickel layer 152 and a bonding layer 153. The nickel layer 152 is located between the copper bump 140 and the bonding layer 153. The material of the bonding layer 153 can be selected from gold, silver or lead. One, in this embodiment, the bonding layer 153 is made of gold; then, please refer to FIG. 2G, remove the photoresist layer 130; then, please refer to FIG. 2H, remove the copper-containing metal layer 120 These second regions 122 are used to expose the first protection layer 113, and each of the first regions 121 of the copper-containing metal layer 120 forms an UBM layer 123, wherein each of the UBM layers 123 has a The first peripheral wall 123a, each copper bump 140 has a second peripheral wall 142, the conductive layer 150 has a third peripheral wall 154, the first peripheral wall 123a has a first peripheral length L1, the second The outer peripheral wall 142 has a second outer peripheral length L2, the third outer peripheral wall 154 has a third outer peripheral length L3, the third outer peripheral length L3 is larger than the second outer peripheral length L2, and the second outer peripheral length L2 is not smaller than the first outer peripheral length L2. There is a first distance D1 between the third peripheral wall 154 and the second peripheral wall 142, and a second distance D2 between the third peripheral wall 154 and the first peripheral wall 123a. The second distance D2 is not smaller than the first distance D1, and there is an accommodating space S between the conductive layer 150 and the first protective layer 113, and the accommodating space S surrounds the first peripheral wall 123a and the second peripheral wall 142, and the accommodating space S has a A first housing portion S1 corresponding to the first peripheral wall 123a and a second housing portion S2 corresponding to the second peripheral wall 142; then, referring to FIG. 2I, a second protective layer 160 is formed on the guide The second top surface 151 of the bonding layer 150, the first peripheral walls 123a of the UBM layers 123, the second peripheral walls 142 of the copper bumps 140, the conductive layer 150 The third peripheral wall 154, the first protection layer 113, the first accommodation portion S1 and the second accommodation portion S2, the second protection layer 160 can be selected from one of oxides or nitrides, in this paper In an embodiment, the nitride can be silicon nitride, and the oxide can be silicon dioxide; finally, please refer to FIG. The third outer peripheral wall 154 and the second protective layer 160 of the first protective layer 113, so that the second protective layer 160 located in the first accommodating portion S1 forms a first protective ring 161, and the The second protection layer 160 of the second accommodating portion S2 forms a second protection ring 162 to form a bump structure 100 , and the first protection ring 161 is connected to the second protection ring 162 . Since the first guard rings 161 are formed around the first receiving portions S1 of the UBM layers 123 , the first guard rings 161 are formed around the second receiving portions S2 of the copper bumps 140 . Two guard rings 162, so the first peripheral walls 123a of the UBM layers 123 and the second peripheral walls 142 of the copper bumps 140 are not exposed, so that short circuits caused by copper ion dissociation can be avoided situation.
较佳地,在本实施例中,该第一保护环161具有一第一环壁161a,该第二保护环162具有一第二环壁162a,该第一环壁161a、该第二环壁162a及该第三外周壁154为平齐。Preferably, in this embodiment, the first protection ring 161 has a first ring wall 161a, the second protection ring 162 has a second ring wall 162a, the first ring wall 161a, the second ring wall 162a and the third peripheral wall 154 are flush.
以上所述,仅是本发明的较佳实施例而已,并非对本发明作任何形式上的限制,虽然本发明已以较佳实施例揭露如上,然而并非用以限定本发明,任何熟悉本专业的技术人员,在不脱离本发明技术方案范围内,当可利用上述揭示的技术内容作出些许更动或修饰为等同变化的等效实施例,但凡是未脱离本发明技术方案内容,依据本发明的技术实质对以上实施例所作的任何简单修改、等同变化与修饰,均仍属于本发明技术方案的范围内。The above description is only a preferred embodiment of the present invention, and does not limit the present invention in any form. Although the present invention has been disclosed as above with preferred embodiments, it is not intended to limit the present invention. Anyone familiar with this field Those skilled in the art, without departing from the scope of the technical solution of the present invention, may use the technical content disclosed above to make some changes or modify them into equivalent embodiments with equivalent changes, but as long as they do not depart from the technical solution of the present invention, the Technical Essence Any simple modifications, equivalent changes and modifications made to the above embodiments still fall within the scope of the technical solution of the present invention.
Claims (7)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110146922.XA CN102800599B (en) | 2011-05-25 | 2011-05-25 | Bump process and its structure |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110146922.XA CN102800599B (en) | 2011-05-25 | 2011-05-25 | Bump process and its structure |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102800599A CN102800599A (en) | 2012-11-28 |
| CN102800599B true CN102800599B (en) | 2015-03-25 |
Family
ID=47199669
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201110146922.XA Active CN102800599B (en) | 2011-05-25 | 2011-05-25 | Bump process and its structure |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102800599B (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI600129B (en) * | 2013-05-06 | 2017-09-21 | 奇景光電股份有限公司 | Glass flip-chip bonding structure |
| TWI488244B (en) | 2014-07-25 | 2015-06-11 | 頎邦科技股份有限公司 | Substrate with pillar structure and manufacturing method thereof |
| US9780052B2 (en) * | 2015-09-14 | 2017-10-03 | Micron Technology, Inc. | Collars for under-bump metal structures and associated systems and methods |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1437256A (en) * | 2002-02-07 | 2003-08-20 | 日本电气株式会社 | Semiconductor element and its manufacturing method, and semiconductor device and its manufacturing method |
| CN101582386A (en) * | 2008-05-14 | 2009-11-18 | 俞宛伶 | Method for forming metal bump and sealing in semiconductor device |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02253628A (en) * | 1989-03-28 | 1990-10-12 | Nec Corp | Manufacture of semiconductor device |
| KR20090059504A (en) * | 2007-12-06 | 2009-06-11 | 삼성전자주식회사 | Semiconductor device and manufacturing methods thereof |
| US8569887B2 (en) * | 2009-11-05 | 2013-10-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Post passivation interconnect with oxidation prevention layer |
-
2011
- 2011-05-25 CN CN201110146922.XA patent/CN102800599B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1437256A (en) * | 2002-02-07 | 2003-08-20 | 日本电气株式会社 | Semiconductor element and its manufacturing method, and semiconductor device and its manufacturing method |
| CN101582386A (en) * | 2008-05-14 | 2009-11-18 | 俞宛伶 | Method for forming metal bump and sealing in semiconductor device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102800599A (en) | 2012-11-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US11545424B2 (en) | Package structure and manufacturing method thereof | |
| CN100590859C (en) | Bump structure with ring support and method of manufacturing the same | |
| US8261436B2 (en) | Fabricating process of circuit substrate | |
| US8097941B2 (en) | Semiconductor device having projecting electrode formed by electrolytic plating, and manufacturing method thereof | |
| US9437563B2 (en) | Bump structures in semiconductor packages and methods of fabricating the same | |
| KR100652443B1 (en) | Wafer level package having a redistribution layer and a method of forming the same | |
| CN108155155B (en) | Semiconductor structure and forming method thereof | |
| JP2006222232A (en) | Semiconductor device and manufacturing method thereof | |
| KR101374148B1 (en) | Semiconductor and method for manufacturing the same | |
| CN102800599B (en) | Bump process and its structure | |
| CN100580897C (en) | Method for manufacturing flat top bump structure | |
| TWM410659U (en) | Bump structure | |
| JP2019083250A (en) | Semiconductor device and manufacturing method of semiconductor device | |
| JP2004140115A (en) | Semiconductor device and its manufacturing method, circuit board, and electronic equipment | |
| CN102867758B (en) | Bump Manufacturing Process and Its Structure | |
| US9293402B2 (en) | Device with pillar-shaped components | |
| KR100787892B1 (en) | Semiconductor package and manufacturing method thereof | |
| JP2004079797A (en) | Method of forming wiring using electrolytic plating | |
| TWI440150B (en) | Bump process and its structure | |
| US9437457B2 (en) | Chip package having a patterned conducting plate and method for forming the same | |
| CN101221912A (en) | Multilayer bump structure and manufacturing method thereof | |
| CN101241866B (en) | Method for manufacturing bump structure with reinforcement | |
| JP2004140116A (en) | Semiconductor device and its manufacturing method, circuit board, and electronic equipment | |
| TWI882715B (en) | Semiconductor process | |
| JP2008047579A (en) | Manufacturing method of semiconductor device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |