CN117935747A - Dual-drive architecture of display panel and switching method thereof - Google Patents

Dual-drive architecture of display panel and switching method thereof Download PDF

Info

Publication number
CN117935747A
CN117935747A CN202410118442.XA CN202410118442A CN117935747A CN 117935747 A CN117935747 A CN 117935747A CN 202410118442 A CN202410118442 A CN 202410118442A CN 117935747 A CN117935747 A CN 117935747A
Authority
CN
China
Prior art keywords
numbered
odd
line
driving
lines
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202410118442.XA
Other languages
Chinese (zh)
Inventor
张元平
周满城
叶利丹
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
HKC Co Ltd
Original Assignee
HKC Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by HKC Co Ltd filed Critical HKC Co Ltd
Priority to CN202410118442.XA priority Critical patent/CN117935747A/en
Publication of CN117935747A publication Critical patent/CN117935747A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611Control of matrices with row and column drivers
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611Control of matrices with row and column drivers
    • G09G3/3674Details of drivers for scan electrodes
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611Control of matrices with row and column drivers
    • G09G3/3685Details of drivers for data electrodes
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00Control of display operating conditions
    • G09G2320/02Improving the quality of display appearance
    • G09G2320/0209Crosstalk reduction, i.e. to reduce direct or indirect influences of signals directed to a certain pixel of the displayed image on other pixels of said image, inclusive of influences affecting pixels in different frames or fields or sub-images which constitute a same image, e.g. left and right images of a stereoscopic display
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00Control of display operating conditions
    • G09G2320/02Improving the quality of display appearance
    • G09G2320/0233Improving the luminance or brightness uniformity across the screen

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

The application discloses a double-driving framework of a display panel and a switching method thereof, wherein the framework comprises a plurality of pixel units which are arranged in an array manner, a plurality of scanning lines which are arranged along a row direction, a plurality of data lines which are arranged along a column direction, a plurality of display panel driving circuits and a plurality of switching circuits, wherein the scanning lines comprise even-numbered row scanning lines and odd-numbered row scanning lines and are used for outputting scanning signals to the pixel units of each row; the display panel dual-drive structure comprises a drive switching module, wherein the drive switching module is used for switching a first drive framework and a second drive framework of the display panel dual-drive framework. Through the structure, the driving switching in the display panel is realized, and the defect of a single driving framework is overcome.

Description

Dual-drive architecture of display panel and switching method thereof
Technical Field
The present invention relates to the field of display panels, and in particular, to a dual-driving architecture of a display panel and a switching method thereof.
Background
In a liquid crystal display device, a driving voltage applied to liquid crystal molecules must be inverted at intervals to avoid permanent damage caused by polarization of a liquid crystal material and to avoid image sticking effects. Accordingly, various polarity inversion methods have been proposed, including: frame inversion, row inversion, column inversion, and dot inversion. The frame inversion, the row inversion and the column inversion are caused by the large-area same polarity, and when the VCOM voltage is shifted, the positive polarity and the negative polarity are asymmetric. Obvious jitter can occur in the picture. Dot inversion can well solve flicker, but can lead to a sharp increase in screen.
The current LCD display architecture is mainly divided into a Strip architecture and a FLIP architecture. The Strip architecture is that sub pixels with the same color in the same column are used for transmitting pixel information as one data line, and under the architecture, column overturning can enable the column pixels to seriously pull VCOM of the column, so that a picture is easy to flash on cotton lines, and obvious phenomena such as cross talk and the like occur. The FLIP architecture can realize point turnover by column turnover, and can solve the problems of picture flickering and power consumption at the same time, but the current large-size high-refresh display is faced, and bright and dark lines appear on the picture due to insufficient charging.
Thus, the panel Strip and FLIP drive architectures each have advantages and disadvantages, and the two drive mechanisms combine to achieve complementation.
Disclosure of Invention
The application mainly solves the technical problem of providing a double-driving framework of a display panel and a switching method thereof so as to realize the mutual switching of two driving frameworks and make up for the defect of a single driving framework.
In order to solve the above problems, the present application provides a dual-driving architecture of a display panel, including a plurality of pixel units arranged in an array; a plurality of scanning lines arranged along a row direction, wherein the scanning lines comprise even-numbered scanning lines and odd-numbered scanning lines and are used for outputting scanning signals to the pixel units of each row; a plurality of data lines arranged along a column direction, wherein the data lines comprise even column data lines and odd column data lines, and are used for outputting data signals to the pixel units of each column; the display panel dual-drive architecture comprises a drive switching module, wherein the drive switching module is used for switching a first drive architecture and a second drive architecture of the display panel dual-drive architecture; in the first driving architecture, the odd-numbered line scanning lines are used for outputting scanning signals to the pixel units of the odd-numbered lines, the even-numbered line scanning lines are used for outputting scanning signals to the pixel units of the even-numbered lines, the odd-numbered column data lines are used for outputting data signals to the pixel units of the odd-numbered columns, and the even-numbered column data lines are used for outputting data signals to the pixel units of the even-numbered columns; in the second driving architecture, the odd-numbered line scan lines are used for outputting scan signals to the pixel units of the odd-numbered lines, the even-numbered line scan lines are used for outputting scan signals to the pixel units of the even-numbered lines, the odd-numbered column data lines are used for outputting data signals to the pixel units of the odd-numbered lines of the odd-numbered columns and the pixel units of the even-numbered lines of the even-numbered columns, and the even-numbered column data lines are used for outputting data signals to the pixel units of the odd-numbered lines of the even-numbered columns and the pixel units of the even-numbered lines of the odd-numbered columns.
The driving switching module includes adding a plurality of first scanning lines corresponding to the even-numbered line scanning lines or the odd-numbered line scanning lines in the first driving architecture, wherein the first scanning lines connect the pixel units of the even-numbered line or the odd-numbered line with the data lines of the next column of the current column, and are used for controlling the data lines to transmit data voltages to the pixel units of the previous column so as to realize switching between the first driving architecture and the second driving architecture.
The driving switching module comprises a plurality of first switching units, wherein each first switching unit is respectively connected with the even line scanning line and a first scanning line corresponding to the even line scanning line and is used for controlling the transmission of scanning signals to the first scanning line or the even line scanning line; or the first scanning line is connected with the odd-numbered scanning line and corresponds to the odd-numbered scanning line and is used for controlling the transmission of scanning signals to the first scanning line or the odd-numbered scanning line.
Each first switching unit comprises a first transistor and a second transistor, first ends of the first transistor and the second transistor are connected with the same scanning signal line, second ends of the first transistor are connected with the even-numbered scanning line or the odd-numbered scanning line, second ends of the second transistor are connected with the first scanning line, and switching from scanning signal line transmission to scanning signal transmission to the first scanning line is achieved by controlling on/off of the first transistor and the second transistor.
The driving switching module comprises a first driving framework, wherein a first data line corresponding to each data line is added to the first driving framework; the first data line corresponding to the odd column data line is connected with the pixel units of the odd columns and the pixel units of the even columns, the first data line corresponding to the even column data line is connected with the pixel units of the odd columns of the even columns and the pixel units of the even columns of the odd columns, and the switching between the first driving framework and the second driving framework is realized by switching the data line and the first data line.
The driving switching module comprises a plurality of second switching units, and each second switching unit is respectively connected with the data line and a first data line corresponding to the data line so as to realize switching between the data line and the first data line.
The second switching unit Bao Disan includes a third transistor and a fourth transistor, the first ends of the third transistor and the fourth transistor are connected to a data signal line, the second end of the third transistor is connected to the data line, the second end of the fourth transistor is connected to the first data line, and the switching from transmitting a data signal to the data line to transmitting a data signal to the first data line is achieved by controlling on/off of the third transistor and the fourth transistor.
The application also provides a switching method of the display panel double-drive architecture, which comprises a first display panel drive architecture and a second display panel drive architecture, wherein the switching method comprises the following steps: acquiring a driving mode of the display panel double-driving framework; wherein the driving modes include a first driving mode driven by the first driving architecture and a second driving mode driven by the second driving architecture; transmitting scanning signals to the pixel units of the odd rows sequentially through the odd row scanning lines according to the first driving mode, wherein the even row scanning lines transmit scanning signals to the pixel units of the even rows, the odd column data lines transmit data signals to the pixel units of the odd columns, and the even column data lines transmit data signals to the pixel units of the even columns; or transmitting scanning signals to the pixel units of the odd-numbered rows sequentially through the odd-numbered row scanning lines according to the second driving mode, wherein the even-numbered row scanning lines transmit scanning signals to the pixel units of the even-numbered rows, the odd-numbered column data lines transmit data signals to the pixel units of the odd-numbered rows of the odd-numbered columns and transmit data signals to the pixel units of the even-numbered rows of the even-numbered columns, and the even-numbered column data lines transmit data signals to the pixel units of the odd-numbered rows of the even-numbered columns and transmit data signals to the pixel units of the even-numbered columns of the odd-numbered columns.
The step of obtaining the driving mode of the dual driving architecture of the display panel includes: detecting whether a display picture of the display panel is a flickering picture or a bright and dark line picture; if the display panel is a flicker picture, a second driving mode is acquired; and if the display panel is a bright and dark line picture, acquiring a first driving mode.
The display panel dual-drive architecture comprises a first switching unit, wherein the first switching unit comprises a first transistor and a second transistor; the switching method comprises the following steps: and selecting and conducting a first transistor or a second transistor according to the driving mode so as to realize the mutual switching of driving the display panel according to the first driving mode and driving the display panel according to the second driving mode.
The display panel dual-drive architecture comprises a second switching unit, wherein the second switching unit comprises a third transistor and a fourth transistor; the switching method comprises the following steps: and selecting and conducting a third transistor or a fourth transistor according to the driving mode so as to realize the mutual switching of driving the display panel according to the first driving mode and driving the display panel according to the second driving mode.
The beneficial effects of the application are as follows: the display panel double-drive framework comprises a first drive framework formed by scanning lines, data lines and pixel units, and also comprises a drive switching module, a part of the scanning lines, the data lines and the pixel units to form a second drive framework, and the switching of the first drive framework and the second drive framework is realized through a switching unit in the drive switching module, so that the defects of a single drive framework can be overcome, and the display effect is improved.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present application, the drawings required for the description of the embodiments will be briefly described below, and it is apparent that the drawings in the following description are only some embodiments of the present application, and other drawings may be obtained according to these drawings without inventive effort for a person skilled in the art.
FIG. 1 is a schematic diagram of a first driving architecture according to an embodiment of the present application;
FIG. 2 is a schematic diagram of a pixel circuit in a pixel unit according to an embodiment of the application;
FIG. 3 is a schematic diagram of a second driving architecture according to an embodiment of the present application;
FIG. 4 is a schematic diagram of a second driving structure according to another embodiment of the present application;
FIG. 5 is a schematic diagram of a dual driving structure of a display panel according to a first embodiment of the present application;
FIG. 6 is a schematic diagram of a first embodiment of a driving switching module according to the present application;
FIG. 7 is a schematic diagram of a dual driving structure of a display panel according to a second embodiment of the present application;
FIG. 8 is a schematic diagram of a dual driving structure of a display panel according to a third embodiment of the present application;
FIG. 9 is a schematic diagram of a driving switching module according to a second embodiment of the present application;
FIG. 10 is a schematic diagram of a dual driving structure of a display panel according to a fourth embodiment of the present application;
FIG. 11 is a flow chart illustrating an embodiment of a switching method of a dual driving architecture of a display panel according to the present application;
fig. 12 is a flowchart illustrating a further embodiment of step S101 in fig. 11 according to the present application.
A 10-pixel unit; 11 sub-pixels; a G scanning line; g' a first scan line; a data line; d' a first data line; 101 a first switching unit; 102 a second switching unit; a T1 first transistor; a T2 second transistor; a T3 third transistor; and T4 a fourth transistor.
Detailed Description
The following description of the embodiments of the present invention will be made clearly and completely with reference to the accompanying drawings, in which it is apparent that the embodiments described are only some embodiments of the present invention, but not all embodiments. All other embodiments, which can be made by those skilled in the art based on the embodiments of the invention without making any inventive effort, are intended to be within the scope of the invention.
The terminology used in the embodiments of the application is for the purpose of describing particular embodiments only and is not intended to be limiting of the application. As used in this application and the appended claims, the singular forms "a," "an," and "the" are intended to include the plural forms as well, unless the context clearly indicates otherwise, the "plurality" generally includes at least two, but does not exclude the case of at least one.
It should be understood that the term "and/or" as used herein is merely one relationship describing the association of the associated objects, meaning that there may be three relationships, e.g., a and/or B, may represent: a exists alone, A and B exist together, and B exists alone. In addition, the character "/" herein generally indicates that the front and rear associated objects are an "or" relationship. The terms first, second and the like in the description and in the claims and in the above-described figures, are used for distinguishing between similar elements and not necessarily for describing a particular sequential or chronological order.
It should be understood that the terms "comprises," "comprising," or any other variation thereof, as used herein, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrase "comprising … …" does not exclude the presence of other like elements in a process, method, article, or apparatus that comprises the element.
It should be noted that, if directional indications (such as up, down, left, right, front, and rear … …) are included in the embodiments of the present application, the directional indications are merely used to explain the relative positional relationship, movement conditions, etc. between the components in a specific posture (as shown in the drawings), and if the specific posture is changed, the directional indications are correspondingly changed.
Reference herein to "an embodiment" means that a particular feature, structure, or characteristic described in connection with the embodiment may be included in at least one embodiment of the application. The appearances of such phrases in various places in the specification are not necessarily all referring to the same embodiment, nor are separate or alternative embodiments mutually exclusive of other embodiments. Those of skill in the art will explicitly and implicitly appreciate that the embodiments described herein may be combined with other embodiments.
The application provides a display panel double-driving framework, which at least comprises a plurality of pixel units 10 which are arranged in an array. A plurality of scanning lines G arranged in a row direction, including G1-Gn (where n is a positive integer), including odd-numbered row scanning lines (G1, G3, G5,) and even-numbered row scanning lines (G2, G4, G6,) for outputting scanning signals to the pixel units 10 of each row. And a plurality of data lines D arranged in a column direction, including D1-Dm (where m is a positive integer), including odd-numbered row data lines (D1, D3, D5,) and even-numbered row data lines (D2, D4, D6,). The data line D is used for outputting a data signal to the pixel units 10 of each column.
The scan lines G, the data lines D and the pixel units 10 may selectively form a first driving architecture and a second driving architecture, and in this embodiment, the dual driving architecture of the display panel includes a driving switching module for implementing switching between the first driving architecture and the second driving architecture in the dual driving architecture of the display panel.
Referring to fig. 1, fig. 1 is a schematic structural diagram of a first driving architecture according to an embodiment of the present application. The first driving structure includes a plurality of pixel units 10 arranged in an array, and scan lines G and data lines D arranged in a row direction and a column direction. As shown in fig. 1, the odd-numbered row scan lines G are connected to the pixel units 10 of the odd-numbered rows, the even-numbered row scan lines G are connected to the pixel units 10 of the even-numbered rows, the odd-numbered column data lines D are connected to the pixel units 10 of the odd-numbered columns, and the even-numbered column data lines D are connected to the pixel units 10 of the even-numbered columns, thereby forming a first driving architecture. In the first driving architecture, the odd-numbered row scan lines G transmit scan signals to the pixel units 10 of the odd-numbered rows, the even-numbered row scan lines G transmit scan signals to the pixel units 10 of the even-numbered rows, the odd-numbered column data lines D transmit data signals to the pixel units 10 of the odd-numbered columns, and the even-numbered column data lines D transmit data signals to the pixel units 10 of the even-numbered columns. In the first driving architecture, the polarities of the data signals transmitted by the data lines of two adjacent columns are opposite, that is, the polarities of the data signals transmitted by the data lines of the odd columns and the data lines of the even columns are opposite.
Specifically, each pixel unit 10 includes a sub-pixel and a pixel circuit connected to the sub-pixel, referring to fig. 2, fig. 2 is a schematic structural diagram of an embodiment of the pixel circuit in the pixel unit according to the present application. As shown in fig. 2, each pixel unit includes at least one pixel transistor T0 and a sub-pixel 11, the gate of the pixel transistor T0 is connected to the scan line G, the source is connected to the data line D, and the drain is connected to the sub-pixel 11. The scan line G is used to control the pixel transistor T0 to be turned on, so that the data voltage on the data line D is charged into the sub-pixel 11, thereby realizing light emission. A storage capacitor Cst, which may be used to store a data voltage for the sub-pixel 11 to emit light, a pixel capacitor Clc (omitted in fig. 1), and the like may also be included in the present specific pixel circuit. In other embodiments, other complex circuit structures may be included in the pixel circuit, which are not limited herein. The three primary color sub-pixels in the pixel unit 10 may be arranged along a row direction or a column direction, that is, R, G, B may be arranged along a row direction or a column direction, which is not limited herein. Each sub-pixel is connected with an independent scanning line and a data line so as to charge different data voltages, and color (gray scale) display is realized.
In the first driving architecture, the sub-pixels of each row are turned on by the same scan line G, and the sub-pixels of each column are driven by the same data line D. The architecture is driven in a column inversion mode, that is, in the current frame, the data of the same column of sub-pixels are all of the same polarity, and the next frame is converted into another polarity. In the first driving architecture, when the common electrode voltage is shifted, the positive and negative voltages of the sub-pixels in the column are asymmetric, so that the brightness is different and flicker occurs.
Fig. 3 is a schematic structural diagram of an embodiment of a second driving architecture of the present application. The second driving architecture includes a plurality of pixel units 10 arranged in an array, and scan lines G arranged in a row direction and data lines D arranged in a column direction. As shown in fig. 3, the odd-numbered row scan line G is connected to the odd-numbered row pixel unit 10, the even-numbered row scan line G is connected to the even-numbered row pixel unit 10, the odd-numbered column data line D is connected to the odd-numbered row pixel unit 10 of the current odd-numbered column and to the even-numbered row pixel unit 10 of the previous column, and the even-numbered column data line D is connected to the odd-numbered row pixel unit 10 of the current even-numbered column and to the even-numbered row pixel unit 10 of the previous column, thereby forming a second driving architecture. In the second driving architecture, the odd-numbered line scanning line G transmits a scanning signal to the pixel units 10 of the odd-numbered line, the even-numbered line scanning line G transmits a scanning signal to the pixel units 10 of the even-numbered line, the odd-numbered line data line D transmits a data signal to the pixel units 10 of the odd-numbered line of the current odd-numbered column and the even-numbered line of the previous column, and the even-numbered line data line D transmits a data signal to the pixel units 10 of the odd-numbered line of the current even-numbered column and the even-numbered line of the previous column, thereby forming a zigzag second driving architecture. In another embodiment, the odd column data lines are connected to the even row pixel units 10 of the odd columns and the even column odd row pixel units 10, the even column data lines are connected to the even column pixel units 10 of the even columns and to the odd column pixel units 10 of the odd columns, that is, the pixel units of the same column are connected to the data lines D (the even column and the odd column data lines) of two adjacent columns in a staggered manner, and in particular, the connection manner can be further referred to fig. 4, and fig. 4 is a schematic structural diagram of another embodiment of the second driving architecture of the present application.
In the second driving architecture, taking the second column data line D2 as an example, the second column data line D2 of the first row charges the sub-pixels of the second column, and the data line D2 of the second row and the second column becomes to charge the sub-pixels of the first column. In the column inversion driving mode, a single data line of the current frame transmits the same polarity voltage, and adjacent sub-pixels in the same column have opposite polarities, so that column inversion driving is realized, and sub-pixel point inversion is realized. In this driving architecture, however, the pixels have a charging difference from bright to bright and from black to bright, so that a brightness difference occurs, and thus a phenomenon of a lateral bright and dark line occurs.
Thus, there are advantages and disadvantages to each of the separate first and second drive architectures.
The application adds another driving framework in the display panel by adding the driving switching module in the first driving framework or the second driving framework, and realizes the mutual switching of the first driving framework and the second driving framework through the switching module.
In a first embodiment, the driving switching module includes adding a plurality of first scan lines G' corresponding to the even-numbered row scan lines G in a first driving architecture, and referring to fig. 5, fig. 5 is a schematic structural diagram of a first embodiment of the dual driving architecture of the display panel of the present application. As shown in fig. 5, a plurality of first scan lines G ' corresponding to the even-numbered scan lines G are added in the first driving architecture, the first scan lines G ' connect the even-numbered pixel units 10 with the even-numbered data lines D for controlling the even-numbered data lines D to transmit data voltages to the even-numbered pixel units 10, so that the odd-numbered scan lines G in the first driving architecture connect the odd-numbered pixel units 10 with the odd-numbered data lines D to form a second driving architecture together, and further, the switching between the first driving architecture and the second driving architecture is realized by controlling the conduction condition of the even-numbered scan lines G and the first scan lines G '. In the present embodiment, the odd-numbered row scanning line G connects the odd-numbered column data line D with the sub-pixels 11 of the odd-numbered row and the odd-numbered column, and connects the even-numbered column data line D with the sub-pixels 11 of the even-numbered row and the even-numbered column; the even-numbered row scanning lines G connect the even-numbered column data lines D with the even-numbered row and column sub-pixels 11, and connect the odd-numbered column data lines D with the odd-numbered row and column sub-pixels 11, forming a first driving architecture. The odd-numbered line scanning line G connects the odd-numbered column data line D with the sub-pixels 11 of the odd-numbered column and the odd-numbered line, and connects the even-numbered column data line D with the sub-pixels 11 of the odd-numbered column and the odd-numbered line; the first scan line G' corresponding to the even-numbered line scan line G connects the even-numbered column data line D with the even-numbered column and even-numbered row sub-pixels 11, and connects the odd-numbered column data line D with the odd-numbered column and even-numbered row sub-pixels 11, thereby forming a second driving architecture. Specifically, in the present embodiment, in the second driving architecture, the M-th column subpixels of the even numbered rows are connected to the m+1th column data lines. And the Mth column sub-pixel of the odd-numbered row is connected with the Mth column data line. In other embodiments, the Mth column subpixels of the even numbered rows may be connected to the Mth column data line. That is, in the second driving architecture, the even-numbered rows of sub-pixels are connected with the odd-numbered rows of sub-pixels in a staggered manner, that is, two adjacent rows of sub-pixels are respectively connected with the adjacent even-numbered data lines and the adjacent odd-numbered data lines. In this embodiment, the sub-pixels of the even-numbered rows are offset from the sub-pixels of the odd-numbered rows, and in other embodiments, the odd-numbered rows and the even-numbered rows may be offset, that is, the connection relationship between the even-numbered rows is unchanged, and the connection between the odd-numbered rows is modified. Please refer to the second embodiment.
In this embodiment, the driving switching module includes a plurality of first switching units 101, referring to fig. 6, fig. 6 is a schematic structural diagram of a first embodiment of the driving switching module according to the present application. Each switching unit 101 is connected to the even-line scan line G and the first scan line G 'corresponding to the even-line scan line G, respectively, for controlling the transmission of the scan signal to the first scan line G' or the even-line scan line G. The output end of each first switching unit 101 is connected to an even-numbered line scan line G (e.g., G2, G4, etc.) and a first scan line G ' (e.g., G2' and G4', etc.), the input end is connected to the same scan signal line Gate, which is located at one side of the display panel, and sequentially inputs a clock signal to each row of sub-pixels 11. Among them, a GOA circuit is also disposed between each scanning signal line CLK and each scanning line G in the display panel, and other circuits may be also disposed, which is not limited herein. The first switching unit 101 includes a first transistor T1 and a second transistor T2, where the first transistor T1 and the second transistor T2 each include a first end and a second end, and a control end, the first ends of the first transistor T1 and the second transistor T2 are connected to the same scanning signal line CLK, the second ends of the first transistor T1 are connected to the even-numbered scanning line G, the second ends of the second transistor T2 are connected to the first scanning line G', and the control ends of the first transistor T1 and the second transistor T2 are connected to a control signal line opposite to the scanning level signal, that is, when the first transistor T1 is turned on, the second transistor T2 is turned off; when the second transistor T2 is turned on, the first transistor T1 is turned off, so as to realize switching between the first driving architecture and the second driving architecture. In another embodiment, the control signals of the first transistor T1 and the second transistor T2 are opposite transistors, that is, one is a P-type transistor and the other is an N-type transistor, and the control terminals of the first transistor T1 and the second transistor T2 are connected to the same control signal line, and when the control signal line outputs a high level signal, one of the transistors is turned on and the other transistor is turned off, which is defined in this step. In other embodiments, the first transistor T1 and the second transistor T2 may be single pole double throw switches controlled by logic signals instead, which is not limited herein. In a specific embodiment, the first switching unit 101 may also be disposed at the output end of the GOA circuit, where the disposition position is not limited.
In another embodiment, a plurality of first scan lines corresponding to the odd-numbered scan lines may be added in the first driving structure, and referring to fig. 7, fig. 7 is a schematic structural diagram of a second embodiment of the dual driving structure of the display panel of the present application. As shown in fig. 7, a plurality of first scan lines G ' corresponding to the odd-numbered line scan lines G are added in the first driving architecture, the first scan lines G ' connect the odd-numbered line pixel units 10 with the even-numbered line data lines D for controlling the even-numbered line data lines D to transmit data voltages to the odd-numbered line pixel units 10, so that the odd-numbered line scan lines G in the first driving architecture connect the odd-numbered line data lines D with the odd-numbered line data lines 10 to form a second driving architecture together, and further, the switching between the first driving architecture and the second driving architecture is realized by controlling the conduction condition of the odd-numbered line scan lines G and the first scan lines G '. The driving switching module comprises a plurality of first switching units, and each first switching unit is respectively connected with the odd-numbered line scanning line G and the first scanning line G 'corresponding to the odd-numbered line scanning line G and used for controlling the transmission of scanning signals to the first scanning line G' or the odd-numbered line scanning line G. The first switching unit includes a first transistor and a second transistor, a first end of the first transistor T1 and a first end of the second transistor T2 are connected to the same scanning signal line G ', a second end of the first transistor T1 is connected to the odd-numbered scanning line G, a second end of the second transistor T2 is connected to the first scanning line G ', and switching from transmitting scanning signals to the odd-numbered scanning line G to transmitting scanning signals to the first scanning line G ' is achieved by controlling on/off of the first transistor T1 and the second transistor T2.
In this embodiment, the first scan lines are added at the parallel positions of the scan lines corresponding to the first driving architecture, so that the sub-pixels in the even rows are connected with the data lines in the n+1 columns and the sub-pixels in the odd rows are arranged in a staggered manner, so as to form the second driving architecture, and the first switching unit of the driving switching module is further used to realize the mutual switching between the first driving architecture and the second driving architecture.
In another embodiment, a plurality of first scan lines may be further disposed at positions corresponding to the even-numbered line scan lines or the odd-numbered line scan lines in the second driving architecture. That is, the positions of the first scan line and the even scan line or the odd scan line are exchanged, and will not be described in detail herein.
In yet another embodiment, the driving switching module includes adding a first data line D' corresponding to each data line D in the first driving architecture. Referring to fig. 8, fig. 8 is a schematic structural diagram of a dual driving structure of a display panel according to a third embodiment of the application. As shown in fig. 8, the first data lines D 'corresponding to the odd-numbered column data lines D are odd-numbered column first data lines D', and the first data lines D 'corresponding to the even-numbered column data lines D are even-numbered column first data lines D'. The first data lines D 'of the odd columns are connected to the pixel units 10 of the odd columns and to the pixel units 10 of the even columns, and the first data lines D' of the even columns are connected to the pixel units 10 of the even columns of the odd columns and to the pixel units 10 of the odd columns of the even columns. The scanning line G and the data line D form a first driving framework, and the scanning line G and the first data line D' form a second driving framework; the switching of the first driving architecture and the second driving architecture is realized by switching the data line D and the first data line D'. Specifically, as shown in the third column first data line D3 'and the fourth column fourth data line D4', the third column first data line D3 'is connected to the pixel cells of the odd column (third column) and to the pixel cells of the even column (second column), the fourth column first data line D4' is connected to the pixel cells of the even column (fourth column) and to the pixel cells of the even column (third column), that is, the first data line D 'of the odd column is connected to the pixel cells 10 of the odd column of the current column, and is also connected to the pixel cells 10 of the even column of the previous column, and the first data line D' of the even column is connected to the pixel cells 10 of the even column of the current column, and is also connected to the pixel cells 10 of the odd column of the previous column.
In this embodiment, the driving switching module includes a plurality of second switching units 102, each of the second switching units 102 is connected to the data line D and the first data line D ', and the switching between the data line D and the first data line D' is implemented by the second switching unit 102. Referring to fig. 9, fig. 9 is a schematic structural diagram of a driving switching module according to a second embodiment of the present application. As shown in fig. 9, the second switching unit 102 includes a third transistor T3 and a fourth transistor T4, first terminals (input terminals) of the third transistor T3 and the fourth transistor T4 are connected to the data signal line DATE, a second terminal of the third transistor T3 is connected to the data line D, a second terminal of the fourth transistor T4 is connected to the first data line D ', transmission of the data signal line D to the data line D or the first data line D' is achieved by controlling on/off of the third transistor T3 and the fourth transistor T4, and thus, switching of the data signal line DATE from transmitting the data signal to the first data signal D 'is achieved, and switching of the data signal line DATE from transmitting the data signal to the first data signal D' is achieved.
In another embodiment, the driving switching module further includes adding each first data line D' corresponding to each data line in the second driving structure, and referring to fig. 10, fig. 10 is a schematic structural diagram of a fourth embodiment of the dual driving structure of the display panel according to the present application. As shown in fig. 10, the first data lines D ' of the current column are connected to the sub-pixels 11 of the current column, that is, the first data lines D ' of the odd columns are connected to the pixel cells of the odd columns (including the odd rows and the even rows), and the first data lines D ' of the even columns are connected to the pixel cells of the even columns (including the odd rows and the even rows).
It should be noted that, in the third embodiment and the fourth embodiment, the pixel units 10 in the same column are respectively connected to one data line D and one first data line D ', where each pixel unit 10 may be provided with a pixel circuit, and an input end of the pixel circuit is respectively connected to the data line D and the first data line D ', where the data line D and the first data line D ' are not simultaneously input with data signals, so as to respectively implement the first driving architecture and the second driving architecture. Two pixel circuits may be provided, the input ends of the two pixel circuits are respectively connected to the data line D and the first data line D', and the output ends are commonly connected to the pixel electrode of the pixel unit 10, which is not limited herein.
The beneficial effects of this embodiment are: the first data lines are additionally arranged in the column direction, original data lines are connected according to a first driving framework through scanning lines, the first data lines are connected according to a second driving framework, or the original data lines are connected according to the second driving framework, the first data lines are connected according to the first driving framework, so that the first driving framework and the second driving framework are formed in the display panel, and the first driving framework and the second driving framework are mutually switched through control of the second switching unit.
The application also provides a switching method of the display panel double-driving framework, wherein the display panel double-driving framework comprises the structure of the display panel double-driving framework in any embodiment. Referring to fig. 11, fig. 11 is a flow chart illustrating an embodiment of a switching method of a dual driving architecture of a display panel according to the present application. As shown in fig. 11, the switching method of the dual driving architecture of the display panel includes:
step S101: the driving mode of the dual driving framework of the display panel is obtained.
The scanning lines and the data lines in the display panel are formed with a first driving architecture and a second driving architecture. The driving modes include a first driving mode driven by a first driving architecture and a second driving mode driven by a second driving architecture.
The driving mode of the dual driving framework of the display panel can be obtained by detecting the display surface. Referring to fig. 12, fig. 12 is a flowchart illustrating a further embodiment of step S101 in fig. 11 according to the present application. As shown in fig. 12, step S101 includes:
step S111: whether a display screen of the display panel is a blinking screen or a bright and dark line screen is detected.
If a blinking screen appears, step S112 is performed, and if a bright-dark line screen appears, step S113 is performed.
The detection can be specifically performed by a picture acquisition function of a timing controller in the display panel.
Step S112: a second drive mode is acquired.
The display panel is driven in the second driving mode.
Step S113: a first drive mode is acquired.
The display panel is driven in a first driving mode.
When the display panel drives the display panel according to the first driving mode, the flicker picture is easy to appear when the common voltage is deviated, and when the flicker picture appears, the display panel is driven by switching to the second driving mode, so that the display defect of driving display by adopting the first driving mode can be eliminated. When the display panel is driven according to the second driving mode, a bright and dark line picture is easy to appear, and when the bright and dark line picture appears, the display panel is driven by switching to the first driving mode, so that the display defect of driving by adopting the second driving mode can be eliminated.
Step S102: according to the first driving mode, scanning signals are sequentially transmitted to the pixel units of the odd lines through the odd line scanning lines, the scanning signals are transmitted to the pixel units of the even lines through the even line scanning lines, the data signals are transmitted to the pixel units of the odd columns through the odd line data lines, and the data signals are transmitted to the pixel units of the even columns through the even line data lines.
Specifically, the odd-numbered line scan lines drive the odd-numbered line data lines to transmit data voltages to the odd-numbered line and odd-numbered line pixel units, and drive the even-numbered line data lines to transmit data voltages to the odd-numbered line and even-numbered line pixel units; the even-numbered line scan lines drive the odd-numbered column data lines to transmit data voltages to the even-numbered line odd-numbered column pixel units, and drive the even-numbered column data lines to transmit data voltages to the even-numbered line even-numbered column pixel units. More specifically, the odd-numbered row scanning lines drive each column data line (including the odd-numbered row data lines and the even-numbered row data lines) to transmit a data voltage to the pixel cells of the current column of the current row; the even-numbered row scan lines drive each column data line (including the odd-numbered row data lines and the even-numbered row data lines) to transmit a data voltage to the pixel cells of the current column of the current row.
Step S103: according to the second driving mode, scanning signals are sequentially transmitted to the pixel units of the odd lines through the odd line scanning lines, the scanning signals are transmitted to the pixel units of the even lines through the even line scanning lines, the data signals are transmitted to the pixel units of the odd lines of the odd columns through the odd line data lines, the data signals are transmitted to the pixel units of the even lines of the even columns, the data signals are transmitted to the pixel units of the odd lines of the even columns, and the data signals are transmitted to the pixel units of the even lines of the odd columns.
The odd-numbered line scan lines drive the odd-numbered column data lines to transmit data signals to the odd-numbered line odd-numbered column pixel units, and drive the even-numbered column data lines to transmit data signals to the odd-numbered line even-numbered column pixel units. The even-numbered line scan lines drive the odd-numbered column data lines to transmit data voltages to the even-numbered line even-numbered column pixel units, and drive the even-numbered column data lines to transmit data voltages to the even-numbered line odd-numbered column pixel units. Specifically, the odd-numbered row scanning lines drive each column data line (including the odd-numbered row data line and the even-numbered row data line) to transmit a data voltage to the pixel cells of the current column of the current row; the even-numbered row scan lines drive each column data line (including the odd-numbered row data lines and the even-numbered row data lines) to transmit a data voltage to the pixel cells of the previous column of the current row.
In the first embodiment and the second embodiment, the display panel dual driving architecture includes first switching units each including a first transistor and a second transistor. The switching method comprises the following steps: the first transistor or the second transistor is selectively turned on according to the driving mode, so that the display panel is driven according to the first driving mode and the display panel is driven according to the second driving mode. Specifically, the first transistor is controlled to be turned on through the control signal line, so that the display panel is driven according to a first driving mode; the second transistor is controlled to be turned on by the control signal line, so that the display panel is driven according to the second driving mode. The control signal line is used for controlling the first transistor to be switched on to the second transistor, so that the driving switching from the first driving mode to the second driving mode is realized; the drive switching from the second drive mode to the first drive mode is achieved by controlling the switching on of the second transistor to the switching on of the first transistor.
In the third and fourth embodiments, the display panel dual driving architecture includes second switching units each including a third transistor and a fourth transistor. The switching mode comprises the following steps: the third transistor or the fourth transistor is selectively turned on according to the driving mode, thereby realizing the mutual switching of driving the display panel according to the first driving mode and driving the display panel according to the second driving mode. Specifically, when the third transistor is controlled to be turned on through the control signal line, the display panel is driven according to the first driving mode; when the fourth transistor is controlled to be turned on by the control signal line, the display panel is driven in the second driving mode. Further, the third transistor and the fourth transistor are controlled by a control signal line to control whether the display panel is driven in the first driving mode or the second driving mode. The third transistor is switched to the fourth transistor so as to realize the drive switching from the first drive mode to the second drive mode; the drive switching from the second drive mode to the first drive mode is achieved by switching on the fourth transistor to the third transistor.
The beneficial effects of this embodiment are: the display panel double-drive framework comprises a first drive framework formed by scanning lines, data lines and pixel units, and also comprises a drive switching module, a part of the scanning lines, the data lines and the pixel units to form a second drive framework, and the switching of the first drive framework and the second drive framework is realized through a switching unit in the drive switching module, so that the defects of a single drive framework can be overcome, and the display effect is improved.
The foregoing is only illustrative of the present application and is not to be construed as limiting the scope of the application, and all equivalent structures or equivalent flow modifications which may be made by the teachings of the present application and the accompanying drawings or which may be directly or indirectly employed in other related art are within the scope of the application.

Claims (11)

1. A dual-drive architecture of a display panel comprises a plurality of pixel units which are arranged in an array; a plurality of scanning lines arranged along a row direction, wherein the scanning lines comprise even-numbered scanning lines and odd-numbered scanning lines and are used for outputting scanning signals to the pixel units of each row; a plurality of data lines arranged along a column direction, wherein the data lines comprise even column data lines and odd column data lines, and are used for outputting data signals to the pixel units of each column; the display panel dual-drive architecture is characterized by comprising a drive switching module, wherein the drive switching module is used for switching a first drive architecture and a second drive architecture of the display panel dual-drive architecture;
In the first driving architecture, the odd-numbered line scanning lines are used for outputting scanning signals to the pixel units of the odd-numbered lines, the even-numbered line scanning lines are used for outputting scanning signals to the pixel units of the even-numbered lines, the odd-numbered column data lines are used for outputting data signals to the pixel units of the odd-numbered columns, and the even-numbered column data lines are used for outputting data signals to the pixel units of the even-numbered columns;
In the second driving architecture, the odd-numbered line scan lines are used for outputting scan signals to the pixel units of the odd-numbered lines, the even-numbered line scan lines are used for outputting scan signals to the pixel units of the even-numbered lines, the odd-numbered column data lines are used for outputting data signals to the pixel units of the odd-numbered lines of the odd-numbered columns and the pixel units of the even-numbered lines of the even-numbered columns, and the even-numbered column data lines are used for outputting data signals to the pixel units of the odd-numbered lines of the even-numbered columns and the pixel units of the even-numbered lines of the odd-numbered columns.
2. The dual drive architecture of claim 1, wherein the drive switching module includes adding a plurality of first scan lines corresponding to the even-numbered row scan lines or the odd-numbered row scan lines in the first drive architecture, the first scan lines connecting the pixel cells of the even-numbered row or the odd-numbered row with the data lines of the next column of the current column for controlling the data lines to transmit data voltages to the pixel cells of the previous column to achieve switching between the first drive architecture and the second drive architecture.
3. The dual drive architecture of claim 2, wherein the drive switching module includes a plurality of first switching units, each of the first switching units being respectively connected to the even-numbered line scan lines and a first scan line corresponding to the even-numbered line scan lines, for controlling transmission of scan signals to the first scan lines or the even-numbered line scan lines; or the first scanning line is connected with the odd-numbered scanning line and corresponds to the odd-numbered scanning line and is used for controlling the transmission of scanning signals to the first scanning line or the odd-numbered scanning line.
4. The dual driving architecture of a display panel according to claim 3, wherein each of the first switching units includes a first transistor and a second transistor, first ends of the first transistor and the second transistor are connected to a same scan signal line, second ends of the first transistor are connected to the even-numbered line scan line or the odd-numbered line scan line, and second ends of the second transistor are connected to the first scan line, and switching of the scan signal line to the even-numbered line scan line or the odd-numbered line scan line to the scan signal line is achieved by controlling on/off of the first transistor and the second transistor.
5. The dual driving architecture of claim 1, wherein the driving switching module includes adding a first data line corresponding to each of the data lines in a first driving architecture;
The first data line corresponding to the odd column data line is connected with the pixel units of the odd columns and the pixel units of the even columns, the first data line corresponding to the even column data line is connected with the pixel units of the odd columns of the even columns and the pixel units of the even columns of the odd columns, and the switching between the first driving framework and the second driving framework is realized by switching the data line and the first data line.
6. The dual driving architecture of claim 5, wherein the driving switching module includes a plurality of second switching units, each of the second switching units being respectively connected to the data line and a first data line corresponding to the data line, so as to implement switching between the data line and the first data line.
7. The dual driving architecture of claim 6, wherein the second switching unit Bao Disan and the fourth transistor have first ends connected to a data signal line, a second end connected to the data line, and a second end connected to the first data line, and switching of the data signal line from transmitting a data signal to the data line to transmitting a data signal to the first data line is achieved by controlling on/off of the third and fourth transistors.
8. A switching method of a display panel dual driving architecture, the display panel dual driving architecture including a first display panel driving architecture and a second display panel driving architecture, the switching method comprising:
Acquiring a driving mode of the display panel double-driving framework; wherein the driving modes include a first driving mode driven by the first driving architecture and a second driving mode driven by the second driving architecture;
Transmitting scanning signals to the pixel units of the odd rows sequentially through the odd row scanning lines according to the first driving mode, wherein the even row scanning lines transmit scanning signals to the pixel units of the even rows, the odd column data lines transmit data signals to the pixel units of the odd columns, and the even column data lines transmit data signals to the pixel units of the even columns; or alternatively
And transmitting scanning signals to the pixel units of the odd-numbered rows sequentially through the odd-numbered row scanning lines according to the second driving mode, wherein the even-numbered row scanning lines transmit scanning signals to the pixel units of the even-numbered rows, the odd-numbered column data lines transmit data signals to the pixel units of the odd-numbered rows of the odd-numbered columns and transmit data signals to the pixel units of the even-numbered rows of the even-numbered columns, and the even-numbered column data lines transmit data signals to the pixel units of the odd-numbered rows of the even-numbered columns and transmit data signals to the pixel units of the even-numbered columns of the odd-numbered columns.
9. The method according to claim 8, wherein the step of obtaining the driving mode of the display panel dual driving architecture comprises:
Detecting whether a display picture of the display panel is a flickering picture or a bright and dark line picture;
If the display panel is a flicker picture, a second driving mode is acquired;
and if the display panel is a bright and dark line picture, acquiring a first driving mode.
10. The switching method of the dual display panel driving architecture according to claim 8, wherein the dual display panel driving architecture comprises a first switching unit including a first transistor and a second transistor; the switching method comprises the following steps:
And selecting and conducting a first transistor or a second transistor according to the driving mode so as to realize the mutual switching of driving the display panel according to the first driving mode and driving the display panel according to the second driving mode.
11. The switching method of the dual display panel driving architecture according to claim 8, wherein the dual display panel driving architecture includes a second switching unit including a third transistor and a fourth transistor; the switching method comprises the following steps:
And selecting and conducting a third transistor or a fourth transistor according to the driving mode so as to realize the mutual switching of driving the display panel according to the first driving mode and driving the display panel according to the second driving mode.
CN202410118442.XA 2024-01-26 2024-01-26 Dual-drive architecture of display panel and switching method thereof Pending CN117935747A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202410118442.XA CN117935747A (en) 2024-01-26 2024-01-26 Dual-drive architecture of display panel and switching method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202410118442.XA CN117935747A (en) 2024-01-26 2024-01-26 Dual-drive architecture of display panel and switching method thereof

Publications (1)

Publication Number Publication Date
CN117935747A true CN117935747A (en) 2024-04-26

Family

ID=90753523

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202410118442.XA Pending CN117935747A (en) 2024-01-26 2024-01-26 Dual-drive architecture of display panel and switching method thereof

Country Status (1)

Country Link
CN (1) CN117935747A (en)

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20150379947A1 (en) * 2014-06-27 2015-12-31 Lg Display Co., Ltd. Display device
US20160284257A1 (en) * 2015-03-24 2016-09-29 Samsung Display Co., Ltd. Display panel driver and display device having the same
US20170263170A1 (en) * 2016-03-11 2017-09-14 Boe Technology Group Co., Ltd. Array Substrate, Display Device and Driving Method Thereof
CN111883078A (en) * 2020-07-28 2020-11-03 惠科股份有限公司 Display panel driving method and display device
CN113409718A (en) * 2021-05-27 2021-09-17 惠科股份有限公司 Display panel and display device
CN219575144U (en) * 2023-02-21 2023-08-22 惠科股份有限公司 Pixel driving circuit, display panel and display device
CN116736591A (en) * 2023-06-29 2023-09-12 昆山龙腾光电股份有限公司 Array substrate, display panel, and display device
CN117219019A (en) * 2023-09-07 2023-12-12 惠科股份有限公司 Pixel drive circuit, display panel drive circuit and display panel

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20150379947A1 (en) * 2014-06-27 2015-12-31 Lg Display Co., Ltd. Display device
US20160284257A1 (en) * 2015-03-24 2016-09-29 Samsung Display Co., Ltd. Display panel driver and display device having the same
US20170263170A1 (en) * 2016-03-11 2017-09-14 Boe Technology Group Co., Ltd. Array Substrate, Display Device and Driving Method Thereof
CN111883078A (en) * 2020-07-28 2020-11-03 惠科股份有限公司 Display panel driving method and display device
CN113409718A (en) * 2021-05-27 2021-09-17 惠科股份有限公司 Display panel and display device
CN219575144U (en) * 2023-02-21 2023-08-22 惠科股份有限公司 Pixel driving circuit, display panel and display device
CN116736591A (en) * 2023-06-29 2023-09-12 昆山龙腾光电股份有限公司 Array substrate, display panel, and display device
CN117219019A (en) * 2023-09-07 2023-12-12 惠科股份有限公司 Pixel drive circuit, display panel drive circuit and display panel

Similar Documents

Publication Publication Date Title
US8823622B2 (en) Liquid crystal display
CN113741105B (en) Array substrate, driving method thereof and display device
CN109256081B (en) Source electrode driving circuit and display panel
US7928947B2 (en) Liquid crystal display device and method of driving the same
KR101502222B1 (en) Liquid crystal display and driving method thereof
US20180068622A1 (en) Liquid crystal display and liquid crystal display panel
US8456398B2 (en) Liquid crystal display module
US10192510B2 (en) Source driving module generating two groups of gamma voltages and liquid crystal display device using same
KR100549983B1 (en) LCD and its driving method
CN101221337A (en) Array substrate of liquid crystal display device and driving method
CN110010096B (en) Display panel, driving method thereof, and display device
CN110211547A (en) A kind of display panel, its driving method and display device
CN113870762A (en) Display panel, driving method thereof and display device
WO2018028007A1 (en) Driver architecture for rgbw four primary color panel
US7777737B2 (en) Active matrix type liquid crystal display device
CN101609233B (en) Liquid crystal display panel
US20250157433A1 (en) Display panel, driving method for the display panel and display device
CN115755449A (en) Array substrate, display panel and display device
KR20120075166A (en) Lcd display device and driving method thereof
CN109448651B (en) Display panel driving method and display device
CN113223472A (en) Display panel driving circuit, driving method and display panel
US20070146269A1 (en) Image display device and image display method
CN113628588B (en) Display driving module, display device and display method
CN118335034B (en) Pixel driving circuit, display panel and driving method thereof
CN117711343B (en) Display panel and its driving method, display device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination