

1a (1c)	1c		(1a)	, (1b)	(low)	,
2a (2c)	2d	, (2d)	(2a)	, (2b)		,
3						
4						
5	4					
6						
7	6					
8						
9	8					
10						
11						
12		VRT (Valid RAM and Tim)				
*		*				
22 :	(SYSVDD)					
24 :	(VBAT)					
152 :						
154 :						
156 :						
158 :						
160 :	VRT					

가

가

가

가

가

가

가가

가

가

가

가

1 (1/1000)

가,

COMS

가

CMOS

가
가

가

가

4, 5 가

4 RBG), 8 (V_T) 8 P (low)

(9 p)

2a 2d (2a) , (2b) , (100)

2c) , (2d) . 2a , (102) (V_{Ref}) (104)

(102) V_{Ref} 가 (102)

V_{Sys} (22) (22 104)

V_{Batt} (24) . (26) (26) (28) (3

2) (100) (30) (30) (34) (V_{PP}) V_{Sys} (22) V_{Ref} (104)

2b (110) (112) (102)

(V_{Ref}) (104) (38) (V_{Power}) (112)

2b (110) (V_{Batt}) (24) (V_{Sys}) (22)

, V_{Power} (112) V_{Ref} (104) (42)

, V_{Power} (112) 가 V_{Ref} (38)

(114) V_{Power} 가

V_{offset}

2c (120) (46) (48)

) V_{PP} (34) (46) (

2d (30) 2b

(132) , (134)

가 가

2d (130) , (134) OR (136)

. OR (136) 2 (140)

(142) AND (138) . (140 142) 2b

(110) . OR (136)

(132) (132) VRT(Valid RAM

and Time)

3
 (152) 2 , , (" SYSVDD" (152) "
 RTCVDD") (22) (" RTCVREF" (1
 52) " VATT") (104) (104) (162) (" RBA
 T") (24) (24) VBATINT
 (150) . RBAT (162) (24)
 (backcharge) (150)
 (154) .
 (150)

(150)
 (" RTCVREF" (158) (158)
 (150) (104) (" VBATINT" (158))
 (158) " VBATT") (24) . (" LBD" (158)
)
 (156) (" VOSC" (156) " VBIAS"
) (154) (156)
 (" RTCCLK")

VRT(Valid RAM and Time) (160)
 (158) 가
 (" RUNNING") (160) (154)

4 (150) (15
 0) 3 (154) (" IBIASBG" (1
) (150) 2 (1)
 1 , (2) 가 2 .2 (1)
 , IBIASBG
 (150) 2

(150)

(150)

(154) RBG (200)

() PNP "IBIASBG" (204)

3.3 ± 10% (104) 2.3 가

(150)

(150) PNP (IBIASBG) (204) (PTAT) (200) (204)

(200), 2 (204) (104) IBIASBG 1.1 1.2

(150) IBIASBG 2 ()

(104) Vbs 가 2.3 p

MOS , (10 Meg) 4 RIDV (206) C

(large) - L P 4 Vdg=0 Vbs=0

2 (concept) n

(150)

(210)

5 4 (150) (210) (210)

(210) 가 ,

6 (152) (152) (152) (104) (150)

" RTCVDD")

" VBATT")

(152) (" VPP")

VBATT VPP 가 . RTCVD=VBATT RTCVD

(" CE")

. CE RTCVDD 가

1.2 (152) (152)

" RHBL") VPP (220)

(220) 7 6 (220)

8 (154) (154) (154)

(154) (" IODTBG" , PTAT) ,

" IODT__") (

8 , " RDT" (I_{out})

$I_{out} = [kT/q * \ln ((100/4)/(25/4))/1.1 \text{ Meg}]$,

k =

q =

T =

, I_{out} 36 가 8 가 1.1 Meg

(divisor) 가 (154) (232 234) N

P

. P

(230) 가 (154) (154) (3 " VPP")

, (1) VPP

9 8 (154) (230) 5

(" RUNNING")

10 (156) (156)

3 5,528,201 " Pierce Crystal Oscillator Hav

ing Reliable Startup for Integrated Circuits" (24

0)

(X1) (250) (156) (functionality) (32 KHz) (" RTCCLK") (5 MHz)

11 (158) (158) 2

) 1 100 (" VBATT") (" VREFIN")

) (VREFIN) 100 2 (" VSYSS") VRT(Valid RAM and

Time) (160) (12)

12 VRT(Valid RAM and Time) (160) , VRT (160)

, 11 8 (154) (" RUNNING ")

(260)

CMOS

CMOS

가

가

(57)

1.

1 2 (arbitration) ,

1 2 1 2 ,

;

1
;

2 가 ,
;

가 ,
,

2 ,

,

가 , 1

;

가 , 2

.

2.

1 , 1 .

3.

1 , ,
, 1

4.

1 , 1 1 가 , 2 2 가 ,
1 2 1 2

5.

1 , 2

6.

2 1 2 , 1
1 2 , 1 2

;

가 , ;

1 가 , 1 가
1

7.

2 1 2 , 1 1 2
1 2 ; , 2
, ;
가 , ;
2 가 , 2 가
2

8.

2 1 2 , 1 1 2
1 2 ; , 2
, ;
가 , ;
가 1 , ;
2 2 가 ,
;
가 ,

9.

8 , ,
가 ,

10.

9 , ,
가 ,
1 ;
가 , 가 2

11.

9 , ,


1

12.

9 1 1 2 2 가 ,
1 2 1 2 가


1a

종래 기술




1b

종래 기술




1c


종래 기술




2a




2b




2c




2d



3



4




VBAT가 제로이면 백채저기되기 때문에 백게이트는 VDDDT가 될 수 없다.

최소 기하학적 (표준) 인접PNP트랜지스터
밴드갭 레그의 전류는 약 100nA가
되어야 한다.
밴드갭 레지스터는 전류소스 레지스터와
매칭시킨다.

150

V_{sys}=g이면 게시가 필요하고
V_{bat}를 파워업한다.


보상 P채널은 적어도 10pF이 될 필요가 있다.
보상 N채널은 높은 VT 범위에서 받침을 병행한다.




210


RTCVD0 -- 시스템 파워

RTCVD0





VBATM -- 배터리 파워





230





160